My Inquiry
My Account
Texas Instruments THS4130CDGNR
- Part No.:
- THS4130CDGNR
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
THS4130CDGNR.pdf
- Description:
- IC OPAMP DIFF 1 CIRCUIT 8HVSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:6,459
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
THS4130CDGNR from Texas Instruments is a high-speed, low-noise, fully differential input/output amplifier optimized for precision differential signal conditioning in wide-bandwidth analog front-ends. It delivers 170 MHz small-signal bandwidth, 51 V/µs slew rate, –102 dBc THD at 250 kHz (±15 V supply), and 1.25 nV/√Hz input voltage noise - enabling high-fidelity ADC driving and single-ended-to-differential conversion in medical ultrasound and instrumentation systems.
For engineers reviewing the THS4130CDGNR datasheet, THS4130CDGNR pinout, THS4130CDGNR application, or THS4130CDGNR equivalent, key selection considerations include its active power-down capability (PD pin), HVSSOP-8 PowerPAD™ thermal performance, ±15 V supply tolerance, 95 dB CMRR at 800 kHz, and differential output impedance behavior in shutdown mode.
Technical Context
The THS4130CDGNR implements a true fully differential signal path from input to output using TI's high-voltage complementary bipolar process, supporting dual supplies up to ±15 V or single supply from 5 V to 30 V. Its architecture includes an internal common-mode error amplifier that regulates VOUT+ and VOUT– around the VOCM reference, enabling precise DC-level control of differential outputs independent of gain configuration.
It features an active-low power-down pin (PD) that places outputs in high-impedance state (>1 MΩ) with quiescent current reduced to 0.86 mA, while maintaining full rail-to-rail output swing capability under normal operation. The device achieves 95 dB common-mode rejection at 800 kHz and maintains >100 dB SFDR at 250 kHz with ±15 V supplies - critical for antialiasing and high-dynamic-range data acquisition.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Small-signal bandwidth | 170 MHz at ±15 V supply - enables baseband signal amplification up to UHF without gain peaking or phase degradation. |
| Slew rate | 51 V/µs - supports clean reproduction of fast transient signals (e.g., ultrasound pulses) without slewing-induced distortion. |
| Total harmonic distortion | –102 dBc at 2 VPP, 250 kHz, ±15 V - ensures minimal spectral contamination in high-resolution ADC driver applications. |
| Input voltage noise | 1.25 nV/√Hz at 10 kHz - preserves SNR in low-amplitude sensor signal chains such as ultrasound receive paths. |
| Common-mode rejection ratio | 95 dB at 800 kHz - rejects coupled EMI and ground bounce in mixed-signal PCB layouts with shared return paths. |
| Quiescent current (shutdown) | 0.86 mA - reduces system standby power in battery-operated portable diagnostic equipment. |
| Supply voltage range | ±2.5 V to ±15 V (dual) or 5 V to 30 V (single) - accommodates both low-power portable and high-dynamic-range industrial signal chains. |
Pinout & Package
HVSSOP-8 PowerPAD™ package (DGN) with exposed thermal pad on underside; requires connection to large copper plane for optimal thermal dissipation (RθJB = 30.0°C/W). Pin 1 = VIN+, Pin 2 = PD (active-low power-down), Pin 3 = VCC−, Pin 4 = VOUT−, Pin 5 = VIN−, Pin 6 = VOCM, Pin 7 = VCC+, Pin 8 = VOUT+.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN+ | Differential input (noninverting) | Accepts positive half of fully differential or single-ended input signal; high-impedance node (215 MΩ common-mode RIN). |
| PD | Active-low power-down control | Pulls below (VCC− + 1.4 V) to disable amplifier; internal 250 kΩ pull-up to VCC+ keeps device active if floating. |
| VCC− | Negative supply rail | Supports dual-supply operation down to –15 V; absolute max rating is –16.5 V. |
| VOUT− | Negative differential output | Delivers inverted complement of VOUT+; output impedance ~41 Ω (open-loop), >1 MΩ in shutdown. |
| VIN− | Differential input (inverting) | Accepts negative half of differential input or ground reference for single-ended use; matched to VIN+ for balance. |
| VOCM | Output common-mode voltage reference | Sets DC level of VOUT+/VOUT− midpoint; bypass with 0.1 µF capacitor to minimize noise coupling. |
| VCC+ | Positive supply rail | Supports dual-supply operation up to +15 V; absolute max rating is +16.5 V. |
| VOUT+ | Positive differential output | Delivers noninverted output; complements VOUT− to form true differential pair with 180° phase relationship. |
Key Features
| Feature | Design Value |
|---|---|
| Fully differential I/O architecture | Enables single-ended-to-differential conversion without external baluns or transformers, reducing board area and insertion loss. |
| Active power-down with high-Z outputs | Reduces system idle power by >90% while preserving signal integrity during wake-up; outputs remain isolated from load. |
| 95 dB CMRR at 800 kHz | Rejects high-frequency common-mode interference (e.g., switching regulator noise) in dense mixed-signal PCBs. |
| 1.25 nV/√Hz input voltage noise | Maintains >16-bit ENOB in 1 MSPS ADC interfaces with 2 VPP full-scale inputs across 100 kHz bandwidth. |
| HVSSOP-8 PowerPAD™ thermal design | Enables continuous 150 mW dissipation at +85°C ambient via 30.0°C/W junction-to-board thermal resistance. |
Applications
| Ultrasound Receive Chain | Differential ADC Driver |
|---|---|
Use Scenario: Amplifying weak echo signals from piezoelectric transducers before digitization in portable ultrasound systems. IC Role / Device Role / Timing Role: Fully differential amplifier providing gain, common-mode level shifting, and noise-limited signal conditioning with 1.25 nV/√Hz input noise floor. Use Value: Enables >120 dB dynamic range detection of microvolt-level echoes while rejecting probe cable EMI through 95 dB CMRR. |
Use Scenario: Driving high-speed differential-input ADCs (e.g., ADS5560, AFE58JD18) in data acquisition systems requiring >100 dB SFDR. IC Role / Device Role / Timing Role: Precision differential line driver with matched output impedance and sub-ns settling time (39 ns to 0.1%). Use Value: Preserves ADC effective resolution by minimizing THD (–102 dBc) and ensuring balanced differential swing into capacitive ADC inputs. |
| Single-Ended to Differential Conversion | Antialiasing Filter Interface |
Use Scenario: Converting legacy single-ended sensor outputs (e.g., strain gauges, accelerometers) to differential format for noise-immune transmission. IC Role / Device Role / Timing Role: High-impedance input buffer with programmable VOCM reference and rail-to-rail output swing. Use Value: Eliminates need for discrete transformer-based baluns; supports DC-coupled conversion with <2 mV offset drift over temperature. |
Use Scenario: Buffering and level-shifting outputs of active antialiasing filters prior to ADC sampling in spectrum analyzers and oscilloscopes. IC Role / Device Role / Timing Role: Low-distortion, wide-bandwidth gain stage with 170 MHz bandwidth and 51 V/µs slew rate. Use Value: Prevents filter passband droop and maintains group delay flatness up to Nyquist frequency without introducing harmonic artifacts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar fully differential amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| THS4131CDGNR | No power-down pin; 15.4 µA max input bias current vs. THS4130CDGNR's 15.4 µA (same spec); identical bandwidth and noise. | Lacks active power management - unsuitable for battery-powered or duty-cycled systems requiring low standby current. | Select THS4131CDGNR only when power-down functionality is unnecessary and cost minimization is prioritized. |
| LMH5401RTVT | Higher bandwidth (1.8 GHz), higher supply current (30 mA), no VOCM pin - uses internal feedback for common-mode setpoint. | Designed for RF/IF signal chains; lacks programmable VOCM, limiting flexibility in precision DC-coupled applications. | Choose LMH5401RTVT for >500 MHz signal paths where THS4130CDGNR's 170 MHz bandwidth is insufficient. |
Compared with THS4130CDGNR, THS4131CDGNR removes power-down capability but retains identical AC performance, while LMH5401RTVT trades DC flexibility (no VOCM) for extreme RF bandwidth - making THS4130CDGNR the optimal choice for precision, power-aware, DC-coupled differential signal conditioning.
Availability
THS4130CDGNR is available at Aetrix Electronics and suitable for medical ultrasound imaging, high-resolution data acquisition, and industrial instrumentation requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for THS4130CDGNR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in high-performance amplifiers and signal chain solutions.
The THS413x product line was designed specifically for high-fidelity differential signal conditioning in demanding applications including medical imaging, test equipment, and high-speed data converters - emphasizing low noise, high CMRR, and flexible power management.
FAQ
What is the function of the PD pin on the THS4130CDGNR?
The PD (power-down) pin on the THS4130CDGNR is an active-low digital control input that places the amplifier in a low-power, high-impedance state when asserted. When pulled below (VCC− + 1.4 V), it reduces quiescent current to 0.86 mA and raises output impedance above 1 MΩ. An internal 250 kΩ pull-up to VCC+ keeps THS4130CDGNR operational if the PD pin is left unconnected. This feature enables dynamic power gating in portable ultrasound and battery-powered instrumentation.
How does the VOCM pin affect the output of the THS4130CDGNR?
The VOCM (voltage output common-mode) pin on the THS4130CDGNR sets the DC midpoint voltage of the differential outputs VOUT+ and VOUT−. Applying a low-impedance voltage source to VOCM directly establishes the common-mode level - for example, connecting to VCC+/2 yields a mid-rail output swing. If left floating, VOCM defaults to (VCC+ + VCC−)/2. A 0.1 µF bypass capacitor is required at this pin to suppress noise coupling into the output common-mode path, which directly impacts THD and SFDR performance in THS4130CDGNR circuits.
What thermal considerations apply to the THS4130CDGNR in HVSSOP-8 package?
The THS4130CDGNR in HVSSOP-8 (DGN) package incorporates an exposed thermal pad that must be soldered to a large copper plane for effective heat dissipation. With RθJB = 30.0°C/W, proper thermal pad connection enables continuous operation at +85°C ambient while dissipating up to 150 mW. Failure to connect the thermal pad risks exceeding the 125°C maximum junction temperature for continuous reliability, especially under ±15 V operation where quiescent current reaches 13 mA. TI recommends following SLMA002/SLMA004 guidelines for PowerPAD™ layout.
Can the THS4130CDGNR drive capacitive loads, and how should it be configured?
Yes, the THS4130CDGNR can drive capacitive loads, but requires series isolation resistors for stability. Due to internal compensation optimized for bandwidth and slew rate, direct capacitive loading >10 pF causes phase margin degradation and potential ringing. TI recommends placing a 20 Ω resistor in series with each output (VOUT+ and VOUT−) when driving cables or ADC inputs with >10 pF capacitance - as shown in Figure 9-1 of the THS4130CDGNR datasheet. This configuration preserves stability while maintaining signal fidelity across the 170 MHz bandwidth.
What is the maximum supply voltage rating for the THS4130CDGNR?
The THS4130CDGNR has an absolute maximum supply voltage rating of ±16.5 V per rail, allowing safe operation up to ±15 V recommended supply. Exceeding ±16.5 V risks permanent damage. In single-supply mode, the total VCC range is 5 V to 30 V - meaning a 30 V single rail or ±15 V dual rails are both within specification. The device's high-voltage complementary bipolar process enables this wide operating range while maintaining low distortion and high slew rate performance across all valid supply configurations.
THS4130CDGNR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Amplifier Type:
- Differential
- Number of Circuits:
- 1
- Output Type:
- Differential
- Slew Rate:
- 52V/µs
- Gain Bandwidth Product:
- 225 MHz
- -3db Bandwidth:
- 150 MHz
- Current - Input Bias:
- 2 µA
- Voltage - Input Offset:
- 200 µV
- Current - Supply:
- 14mA
- Current - Output / Channel:
- 85 mA
- Voltage - Supply Span (Min):
- 5 V
- Voltage - Supply Span (Max):
- 30 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSSOP
THS4130CDGNR FAQ
1.How can I place an order for THS4130CDGNR through Aetrix?
Please submit a Request for Quotation (RFQ) for THS4130CDGNR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for THS4130CDGNR reliable?
The price and inventory of THS4130CDGNR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for THS4130CDGNR is usually 5 days.
3.What payment methods are accepted for THS4130CDGNR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for THS4130CDGNR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for THS4130CDGNR?
THS4130CDGNR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your THS4130CDGNR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for THS4130CDGNR?
For technical support, including THS4130CDGNR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your THS4130CDGNR requirements.
6.How does Aetrix verify that THS4130CDGNR is sourced from the original manufacturer or authorized distributors?
All THS4130CDGNR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that THS4130CDGNR meets industry standards.
7.What is the process for return or replacement of THS4130CDGNR?
All THS4130CDGNR units undergo pre-shipment inspection (PSI). If there is an issue with THS4130CDGNR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The THS4130CDGNR part is unused and in its original packaging.
Return procedure for THS4130CDGNR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
THS4130CDGNR Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
