Texas Instruments THS4130CDGNRG4
- Part No.:
- THS4130CDGNRG4
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
THS4130CDGNRG4.pdf
- Description:
- IC OPAMP DIFF 1 CIRCUIT 8HVSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,157
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
THS4130CDGNRG4 from Texas Instruments is a fully differential amplifier (FDA) designed for high-speed, low-noise signal conditioning in precision analog front-ends. It delivers 170 MHz small-signal bandwidth, 51 V/µs slew rate, and –102 dBc THD at 250 kHz with ±15 V supplies, enabling high-fidelity differential ADC driving in medical ultrasound and instrumentation systems.
For engineers reviewing the THS4130CDGNRG4 datasheet, THS4130CDGNRG4 pinout, THS4130CDGNRG4 application, or THS4130CDGNRG4 equivalent, key selection criteria include its active power-down capability, 1.25 nV/√Hz input voltage noise, HVSSOP-8 thermal performance (RθJA = 57.6 °C/W), and differential output impedance behavior in shutdown mode.
Technical Context
The THS4130CDGNRG4 implements a true fully differential signal path from input to output using TI's high-voltage complementary bipolar process, supporting supply voltages from ±2.5 V to ±15 V (or 5–30 V single-ended). Its architecture includes an internal VOCM error amplifier that sets output common-mode voltage independently of gain configuration.
It features an active-low power-down pin (PD) referenced to VCC–, with threshold ~1.4 V above VCC–; when asserted, output impedance exceeds 1 MΩ and quiescent current drops to 0.86 mA. The device maintains 95 dB CMRR at 800 kHz and achieves 108 dB SFDR at ±15 V with 2 VPP output.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Small-signal bandwidth | 170 MHz at ±15 V, G = 1 - enables wideband signal acquisition up to ~100 MHz usable baseband. |
| Slew rate | 51 V/µs - supports fast transient response for 2 VPP signals without distortion at >10 MHz. |
| Total harmonic distortion | –102 dBc at 250 kHz, ±15 V, 2 VPP - ensures minimal spectral contamination in high-resolution ADC interfaces. |
| Input voltage noise | 1.25 nV/√Hz at 10 kHz - critical for preserving SNR in low-amplitude sensor signal chains. |
| Power-down current | 0.86 mA typical - reduces system standby power while retaining fast wake-up capability. |
| Common-mode rejection | 95 dB at 800 kHz - rejects board-level noise coupling into differential outputs during high-frequency operation. |
| Supply range | ±2.5 V to ±15 V (dual) or 5–30 V (single) - accommodates legacy industrial rails and modern low-voltage designs. |
Pinout & Package
HVSSOP-8 (DGN) package with exposed thermal pad on underside; requires connection to large copper plane for optimal thermal dissipation (RθJB = 30.0 °C/W). Pin 1 is VIN+, pin 7 is PD (active-low power-down), and thermal pad is electrically isolated.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN+ | Differential input (+) | Accepts positive phase of fully differential or single-ended input; high-impedance node (215 MΩ common-mode RIN). |
| PD | Power-down control | Active-low logic input; pulls to VCC– to disable amplifier and reduce ICC to <1.5 mA. |
| VCC– | Negative supply rail | Reference for internal biasing and PD threshold; defines 1.4 V offset for power-down activation. |
| VOUT– | Differential output (–) | Delivers inverted-phase output; forms true differential pair with VOUT+ for balanced signaling. |
| VIN– | Differential input (–) | Accepts negative phase of differential input; matched to VIN+ for common-mode rejection. |
| VOCM | Output common-mode setpoint | DC voltage source input that directly programs midpoint of VOUT+/VOUT– swing; bypass with 0.1 µF. |
| VCC+ | Positive supply rail | Supplies output stage headroom; internal 250 kΩ pull-up keeps PD high if unconnected. |
| VOUT+ | Differential output (+) | Delivers non-inverted-phase output; paired with VOUT– to drive differential ADC inputs or transmission lines. |
Key Features
| Feature | Design Value |
|---|---|
| Fully differential I/O architecture | Enables single-ended-to-differential conversion without external baluns or transformers, reducing PCB area and EMI susceptibility. |
| Active power-down with high-Z outputs | Reduces system power by >90% while maintaining output isolation (>1 MΩ), critical for battery-powered portable ultrasound. |
| 1.25 nV/√Hz input voltage noise | Preserves dynamic range in low-level signal paths such as piezoelectric transducer preamplifiers or precision DAC buffers. |
| 95 dB CMRR at 800 kHz | Rejects switching noise from adjacent DC/DC converters or digital subsystems in mixed-signal medical equipment. |
| HVSSOP-8 thermal pad integration | Lowers junction-to-board thermal resistance to 30.0 °C/W, allowing sustained 85°C operation under 100 mW dissipation. |
Applications
| Medical Ultrasound Beamforming | Differential ADC Driver |
|---|---|
Use Scenario: Amplifying weak echo signals from phased-array transducers before digitization in portable ultrasound systems. IC Role / Device Role / Timing Role: Fully differential amplifier providing gain, common-mode level shifting, and noise-rejecting signal conditioning prior to 14-bit ADC sampling. Use Value: –102 dBc THD and 1.25 nV/√Hz noise preserve image contrast resolution; power-down enables frame-synchronized low-power operation. |
Use Scenario: Driving high-speed differential-input ADCs (e.g., ADS58J86) in data acquisition systems requiring >100 MSPS sampling. IC Role / Device Role / Timing Role: Precision gain stage and level shifter matching ADC input common-mode requirements while rejecting ground bounce. Use Value: 170 MHz bandwidth supports >80 MHz Nyquist bandwidth; 95 dB CMRR prevents digital switching noise from corrupting analog samples. |
| Single-Ended to Differential Conversion | Differential Antialiasing Filter Interface |
Use Scenario: Converting legacy single-ended sensor outputs (e.g., strain gauge bridges) into balanced differential signals for noise-immune transmission. IC Role / Device Role / Timing Role: Active balun replacing passive transformers; provides gain, DC coupling, and VOCM-controlled output centering. Use Value: Eliminates transformer size/cost while supporting DC–100 MHz operation; 1.25 nV/√Hz noise avoids degrading sensor SNR. |
Use Scenario: Interfacing between high-order active antialiasing filters and differential ADC inputs in spectrum analyzers or RF receivers. IC Role / Device Role / Timing Role: Buffer and level translator ensuring filter output drives ADC without loading or common-mode shift. Use Value: High input impedance (215 MΩ) prevents filter pole perturbation; 51 V/µs slew rate preserves transient fidelity of filtered waveforms. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar fully differential amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| THS4561IRGET | Lower noise (0.89 nV/√Hz), no power-down pin, SOIC-8 only, 120 MHz bandwidth | Better suited for ultra-low-noise DC-coupled applications where power-down is unnecessary | Select THS4561IRGET when minimizing integrated noise dominates over power management needs |
| LMH5401RTVT | Higher bandwidth (1.8 GHz), higher supply current (32 mA), no VOCM pin, fixed-gain options | Targeted at RF/IF differential signaling rather than precision baseband ADC driving | Select LMH5401RTVT when >500 MHz signal bandwidth is required and VOCM flexibility is not needed |
Compared with THS4130CDGNRG4, THS4561IRGET offers superior voltage noise but lacks power-down and thermal-pad packaging, while LMH5401RTVT trades precision DC performance for RF bandwidth and eliminates VOCM programmability-making THS4130CDGNRG4 optimal for thermally constrained, power-aware, wide-dynamic-range baseband systems.
Availability
THS4130CDGNRG4 is available at Aetrix Electronics and suitable for medical imaging, test & measurement instrumentation, and high-fidelity data acquisition systems requiring stable component supply across extended temperature ranges (–40°C to +85°C) and long production lifecycles.
Supply support for THS4130CDGNRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in high-performance amplifiers and signal-chain solutions.
The THS413x family was engineered specifically for demanding differential signal conditioning in ultrasound, instrumentation, and communications infrastructure-emphasizing low distortion, wide bandwidth, and robust thermal design in compact packages.
FAQ
What is the function of the VOCM pin on the THS4130CDGNRG4?
The VOCM pin on the THS4130CDGNRG4 sets the output common-mode voltage level. When driven by a low-impedance source, it directly programs the midpoint of the differential output swing (VOUT+ + VOUT–)/2. If left floating, VOCM defaults to (VCC+ + VCC–)/2. A 0.1-µF bypass capacitor is recommended to minimize noise coupling. This feature allows precise alignment with ADC input common-mode requirements without external resistive dividers.
Does the THS4130CDGNRG4 support single-supply operation?
Yes, the THS4130CDGNRG4 supports single-supply operation from 5 V to 30 V. In this configuration, VCC– connects to ground, and VCC+ connects to the positive rail. The device maintains full differential functionality, including VOCM control and power-down, provided the input and output signal ranges remain within the specified common-mode limits (e.g., VICM = –3.77 V to 4.3 V at 5 V supply). Performance metrics like bandwidth and THD remain consistent with dual-supply operation.
How does the power-down feature affect output impedance in the THS4130CDGNRG4?
When the PD pin is asserted low, the THS4130CDGNRG4 enters high-impedance state: differential output impedance exceeds 1 MΩ across frequency, effectively isolating the amplifier outputs from downstream circuitry. This behavior is confirmed in Figure 8-4 of the datasheet, showing >3 kΩ impedance even at 100 MHz. The high-Z state minimizes loading on connected filters or ADC inputs during idle periods, reducing system power without requiring external switches or relays.
What thermal considerations apply to the THS4130CDGNRG4 in HVSSOP-8 package?
The THS4130CDGNRG4 in HVSSOP-8 (DGN) package requires connection of its exposed thermal pad to a large copper plane to achieve rated thermal performance: RθJB = 30.0 °C/W. Without proper pad soldering and thermal vias, junction temperature can exceed 125°C under 100 mW dissipation at +85°C ambient. TI recommends minimum 4×4 mm² copper area with ≥4 thermal vias (0.3 mm diameter) to the inner ground plane to ensure reliable long-term operation per SLMA002/SLMA004 guidelines.
Can the THS4130CDGNRG4 drive capacitive loads directly?
No-capacitive loads >10 pF require series isolation resistors at each output to maintain stability. The THS4130CDGNRG4 is internally compensated for maximum bandwidth, making it susceptible to ringing or oscillation when driving capacitive loads directly. Figure 9-1 specifies a 20 Ω resistor in series with each output; for 50 Ω systems, use 50 Ω to simultaneously isolate capacitance and match line impedance. This mitigation preserves phase margin and ensures clean transient response in ADC driver or filter interface roles.
THS4130CDGNRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Amplifier Type:
- Differential
- Number of Circuits:
- 1
- Output Type:
- Differential
- Slew Rate:
- 52V/µs
- Gain Bandwidth Product:
- 225 MHz
- -3db Bandwidth:
- 150 MHz
- Current - Input Bias:
- 2 µA
- Voltage - Input Offset:
- 200 µV
- Current - Supply:
- 14mA
- Current - Output / Channel:
- 85 mA
- Voltage - Supply Span (Min):
- 5 V
- Voltage - Supply Span (Max):
- 30 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSSOP
THS4130CDGNRG4 FAQ
1.How can I place an order for THS4130CDGNRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for THS4130CDGNRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for THS4130CDGNRG4 reliable?
The price and inventory of THS4130CDGNRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for THS4130CDGNRG4 is usually 5 days.
3.What payment methods are accepted for THS4130CDGNRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for THS4130CDGNRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for THS4130CDGNRG4?
THS4130CDGNRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your THS4130CDGNRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for THS4130CDGNRG4?
For technical support, including THS4130CDGNRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your THS4130CDGNRG4 requirements.
6.How does Aetrix verify that THS4130CDGNRG4 is sourced from the original manufacturer or authorized distributors?
All THS4130CDGNRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that THS4130CDGNRG4 meets industry standards.
7.What is the process for return or replacement of THS4130CDGNRG4?
All THS4130CDGNRG4 units undergo pre-shipment inspection (PSI). If there is an issue with THS4130CDGNRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The THS4130CDGNRG4 part is unused and in its original packaging.
Return procedure for THS4130CDGNRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
THS4130CDGNRG4 Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

