Texas Instruments THS4131CD
- Part No.:
- THS4131CD
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
THS4131CD.pdf
- Description:
- IC OPAMP DIFF 1 CIRCUIT 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:797
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
THS4131CD from Texas Instruments is a fully differential input/output amplifier optimized for high-speed, low-noise signal conditioning in precision analog front-ends. It delivers 170 MHz small-signal bandwidth (±15 V supply), 51 V/µs slew rate, –102 dBc THD at 250 kHz, and 1.25 nV/√Hz input voltage noise - enabling high-fidelity differential ADC driving in medical ultrasound and instrumentation systems.
For engineers reviewing the THS4131CD datasheet, THS4131CD pinout, THS4131CD application, or THS4131CD equivalent, key selection criteria include its fully differential architecture, VOCM-controlled output common-mode level, absence of power-down functionality (vs. THS4130), SOIC-8 package thermal performance, and compatibility with ±2.5 V to ±15 V dual supplies or 5–30 V single supplies.
Technical Context
The THS4131CD implements a true fully differential signal path from input to output using TI's high-voltage complementary bipolar process, supporting supply voltages up to ±15 V. Its internal architecture includes matched output buffers, a dedicated VOCM error amplifier, and no internal power-down circuitry - distinguishing it from the THS4130CD variant.
It achieves 95 dB CMRR at 800 kHz and maintains stable operation with differential or single-ended inputs via configurable feedback networks. The device requires external resistor matching (≤1% tolerance) to preserve output balance, minimize HD2 degradation, and sustain specified PSRR (73–98 dB) and CMRR performance across frequency.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Small-signal bandwidth | 170 MHz at ±15 V supply - enables baseband signal amplification up to ~100 MHz with ≤3 dB gain roll-off in unity-gain configuration. |
| Slew rate | 51 V/µs - supports full-scale transient response for 2 VPP signals within <61 ns settling time to 0.01%. |
| Total harmonic distortion | –102 dBc at 250 kHz, 2 VPP output - ensures minimal even-order distortion critical for high-SFDR data converter interfaces. |
| Input voltage noise | 1.25 nV/√Hz at 10 kHz - contributes <1.8 µV RMS integrated noise over 100 kHz bandwidth, preserving SNR in low-level sensor signal chains. |
| Common-mode rejection ratio | 95 dB at 800 kHz - rejects coupled interference (e.g., EMI, ground bounce) in mixed-signal PCB layouts without requiring perfect layout symmetry. |
| Supply voltage range | ±2.5 V to ±15 V dual or 5–30 V single - accommodates both low-power portable systems and high-dynamic-range industrial acquisition platforms. |
| Output swing | ±11.2 V into 1 kΩ at ±15 V supply - provides >22 VPP differential headroom for driving 16-bit+ ADCs with margin against clipping. |
Pinout & Package
THS4131CD is packaged in an 8-pin SOIC (D package) with standard 1.27 mm pitch and exposed thermal pad not present - unlike the HVSSOP variant. This package offers moderate thermal resistance (RθJA = 126.3°C/W) suitable for continuous 15 mA quiescent current operation at ambient temperatures up to +70°C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN+ | Differential input (non-inverting) | Accepts positive half of fully differential or single-ended input signal; high-impedance node (215 MΩ common-mode RIN). |
| VIN− | Differential input (inverting) | Accepts negative half of differential input or ground reference for single-ended use; matched to VIN+ for balanced CMRR. |
| VOCM | Common-mode output control | DC voltage applied here sets output common-mode level; floating defaults to (VCC+ + VCC−)/2; bypass with 0.1 µF capacitor recommended. |
| VOUT+ | Differential output (positive) | Delivers amplified positive-phase output; internally buffered; requires external series resistor (>20 Ω) when driving >10 pF capacitive loads. |
| VOUT− | Differential output (negative) | Delivers amplified inverted-phase output; matched to VOUT+ for <0.1% output balance error with 1% resistor network. |
| VCC+ | Positive supply rail | Supports up to +15 V; supplies internal bias and output stages; decoupling with ≥0.1 µF ceramic capacitor required near pin. |
| VCC− | Negative supply rail | Supports down to –15 V; referenced for PD threshold in THS4130 only; THS4131CD has no PD pin - Pin 7 is NC. |
| NC | No connect | Pin 7 is unconnected in THS4131CD - must remain floating; not bonded internally and electrically isolated. |
Key Features
| Feature | Design Value |
|---|---|
| Fully differential I/O architecture | Enables single-ended-to-differential conversion without external baluns or transformers, reducing board area and phase mismatch in RF/data acquisition paths. |
| 95 dB CMRR at 800 kHz | Rejects system-level common-mode noise (e.g., digital switching transients) without requiring matched PCB trace lengths or guard traces. |
| 1.25 nV/√Hz input voltage noise | Preserves signal integrity in low-amplitude sensor interfaces (e.g., ultrasound receive channels, strain gauge bridges) where noise dominates dynamic range. |
| ±15 V maximum supply capability | Supports high-voltage differential signal chains (e.g., ±10 V ADC inputs) without cascaded amplifiers or level-shifting circuitry. |
| VOCM-controlled output common-mode | Allows precise alignment of differential output DC level to ADC reference mid-point (e.g., 2.5 V for 5 V ADC), eliminating AC-coupling capacitors. |
Applications
| Ultrasound Receive Chain | Differential ADC Driver |
|---|---|
|
Use Scenario: Amplifying weak, wideband echo signals from piezoelectric transducers in portable and cart-based ultrasound systems. IC Role / Device Role / Timing Role: Fully differential amplifier providing gain, noise-limited signal conditioning, and common-mode rejection before digitization. Use Value: 1.25 nV/√Hz input noise and –102 dBc THD preserve contrast resolution and tissue differentiation at 2–15 MHz frequencies. |
Use Scenario: Driving high-resolution SAR or pipeline ADCs (e.g., ADS8860, AD7960) in test equipment and data acquisition modules. IC Role / Device Role / Timing Role: Differential line driver establishing clean, balanced analog input to ADC with controlled common-mode voltage. Use Value: 170 MHz bandwidth and 51 V/µs slew rate support >1 MSPS sampling without settling errors or harmonic distortion. |
| Single-Ended to Differential Conversion | Antialiasing Filter Interface |
|
Use Scenario: Converting legacy single-ended sensor outputs (e.g., LVDT, thermocouple amps) into differential format for noise-immune transmission. IC Role / Device Role / Timing Role: Active balun replacing passive transformers; provides gain, impedance transformation, and CMRR enhancement. Use Value: Eliminates magnetic coupling limitations and phase skew of discrete baluns while supporting DC-coupled operation. |
Use Scenario: Buffering and driving the output of active antialiasing filters (e.g., 4th-order Butterworth) into differential ADC inputs. IC Role / Device Role / Timing Role: High-output-drive buffer maintaining filter transfer function integrity and rejecting clock feedthrough. Use Value: 65–85 mA output current drives reactive filter loads without peaking or gain error; 95 dB CMRR suppresses digital noise coupling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar fully differential amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| THS4131ID | Same electrical specs but rated for –40°C to +85°C industrial temperature range; identical SOIC-8 package and pinout. | Required for outdoor, automotive under-hood, or industrial control environments where ambient exceeds +70°C. | Select THS4131ID when operating ambient temperature exceeds +70°C; otherwise THS4131CD suffices for commercial-grade systems. |
| THS4561IRGET | Lower 1.05 nV/√Hz noise, 3.5 GHz GBW, but only ±5 V max supply; uses 24-pin QFN with thermal pad - not pin-compatible. | Better suited for RF IF sampling and GHz-bandwidth applications; lacks ±15 V capability needed for high-voltage data acquisition. | Choose THS4561IRGET only when bandwidth >500 MHz and noise <1.1 nV/√Hz are mandatory; THS4131CD remains optimal for ±15 V, low-distortion ADC driving. |
Compared with THS4131ID, THS4131CD trades extended temperature range for lower cost and qualification scope; compared with THS4561IRGET, it sacrifices GHz bandwidth and ultra-low noise for robust ±15 V operation and SOIC-8 manufacturability - making THS4131CD the preferred choice for high-dynamic-range, medium-bandwidth industrial and medical signal chains.
Availability
THS4131CD is available at Aetrix Electronics and suitable for medical ultrasound imaging, high-precision data acquisition, and industrial sensor signal conditioning requiring stable component supply across multi-year production cycles.
Supply support for THS4131CD includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in high-performance amplifiers and data converter interface solutions.
The THS413x product line was designed specifically for demanding fully differential signal chain applications - including ultrasound, test equipment, and high-speed data acquisition - where low noise, high CMRR, and wide supply range are essential.
FAQ
What is the power-down capability of THS4131CD?
THS4131CD does not include a power-down function. Unlike the THS4130CD variant, which features an active-low PD pin (Pin 7), THS4131CD leaves Pin 7 unconnected (NC). Therefore, THS4131CD operates continuously whenever powered and cannot be placed into low-quiescent-current shutdown mode. Designers requiring power gating must use THS4130CD or implement external supply switching.
What supply voltage ranges does THS4131CD support?
THS4131CD supports dual supplies from ±2.5 V to ±15 V or single supplies from 5 V to 30 V. At ±15 V, it delivers full 170 MHz bandwidth and ±11.2 V output swing into 1 kΩ. Operation at ±2.5 V reduces bandwidth to 165 MHz but maintains –101 dBc THD at 250 kHz - enabling flexible deployment across battery-powered and high-voltage industrial systems.
How does VOCM affect THS4131CD output behavior?
VOCM sets the DC common-mode voltage of both THS4131CD outputs. When driven by a low-impedance source (e.g., DAC or voltage reference), VOCM directly establishes the midpoint between VOUT+ and VOUT−. If left floating, VOCM defaults to (VCC+ + VCC−)/2. A 0.1 µF bypass capacitor is mandatory to suppress noise coupling onto this sensitive node, as VOCM errors directly translate to output common-mode imbalance.
Can THS4131CD drive capacitive loads directly?
No - THS4131CD requires a series resistor (≥20 Ω) between each output and capacitive loads exceeding 10 pF to maintain stability. Without this isolation, internal compensation interacts with load capacitance causing high-frequency ringing or oscillation. For 50 Ω transmission lines, a 50 Ω series resistor provides both isolation and source termination; PCB layout must minimize stub length after the resistor.
What resistor tolerance is required for optimal THS4131CD performance?
THS4131CD requires ≤1% tolerance for all external feedback and gain-setting resistors (RG and RF) to maintain output balance error below 0.1%, preserve CMRR >80 dB, and prevent degradation of PSRR and second-harmonic distortion. Table 9-1 in the datasheet specifies exact values: e.g., 390 Ω for unity gain, 750 Ω for G = 2. Using 5% resistors increases output common-mode error and measurable THD by >10 dB.
THS4131CD Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Amplifier Type:
- Differential
- Number of Circuits:
- 1
- Output Type:
- Differential
- Slew Rate:
- 52V/µs
- Gain Bandwidth Product:
- 225 MHz
- -3db Bandwidth:
- 150 MHz
- Current - Input Bias:
- 2 µA
- Voltage - Input Offset:
- 200 µV
- Current - Supply:
- 12.3mA
- Current - Output / Channel:
- 85 mA
- Voltage - Supply Span (Min):
- 4 V
- Voltage - Supply Span (Max):
- 33 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
THS4131CD FAQ
1.How can I place an order for THS4131CD through Aetrix?
Please submit a Request for Quotation (RFQ) for THS4131CD on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for THS4131CD reliable?
The price and inventory of THS4131CD are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for THS4131CD is usually 5 days.
3.What payment methods are accepted for THS4131CD?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for THS4131CD transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for THS4131CD?
THS4131CD orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your THS4131CD order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for THS4131CD?
For technical support, including THS4131CD datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your THS4131CD requirements.
6.How does Aetrix verify that THS4131CD is sourced from the original manufacturer or authorized distributors?
All THS4131CD products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that THS4131CD meets industry standards.
7.What is the process for return or replacement of THS4131CD?
All THS4131CD units undergo pre-shipment inspection (PSI). If there is an issue with THS4131CD, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The THS4131CD part is unused and in its original packaging.
Return procedure for THS4131CD:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
THS4131CD Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
