Texas Instruments THS4140CDGKR
- Part No.:
- THS4140CDGKR
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
THS4140CDGKR.pdf
- Description:
- IC OPAMP DIFF 1 CIRCUIT 8VSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,106
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
THS4140CDGKR from Texas Instruments is a high-speed, fully differential input/output amplifier in an 8-pin MSOP PowerPAD™ package (DGK), delivering 160 MHz –3 dB bandwidth at ±15 V supply, 450 V/µs slew rate, and –79 dB third-harmonic distortion at 1 MHz - optimized for driving high-resolution differential ADCs in data acquisition systems.
For engineers reviewing the THS4140CDGKR datasheet, THS4140CDGKR pinout, THS4140CDGKR application, or THS4140CDGKR equivalent, this device supports single-ended-to-differential conversion, antialiasing filtering, and precision level-shifting with VOCM control - critical for signal integrity in 12–16-bit ADC interfaces, instrumentation front-ends, and high-fidelity analog signal chains.
Technical Context
The THS4140CDGKR implements a true fully differential signal path from input to output using TI's BiComI complementary bipolar process, enabling balanced rejection of common-mode noise at both input and output nodes. Its symmetrical architecture inherently suppresses second-harmonic distortion and improves PSRR and CMRR beyond conventional op-amps.
It features an active low shutdown pin (PD) that reduces quiescent current to 0.88 mA, placing outputs in high-impedance state (>1 MΩ) while preserving VOCM reference integrity. The VOCM pin sets output common-mode voltage with high bandwidth and supports direct connection to ADC reference outputs via 0.1 µF bypass capacitance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| –3 dB Bandwidth | 160 MHz at ±15 V supply - enables wideband signal conditioning up to ~80 MHz Nyquist for high-speed ADC sampling. |
| Slew Rate | 450 V/µs - supports clean transient response for fast-rising signals without slewing-induced distortion. |
| THD @ 1 MHz | –79 dB (differential in/out, VO = 2 VPP) - meets dynamic range requirements of 14+ ENOB ADC drivers. |
| Input Noise | 6.5 nV/√Hz at 10 kHz - preserves SNR in low-level sensor signal amplification stages. |
| Supply Range | ±2.5 V to ±15 V dual or 5 V to 30 V single - accommodates legacy industrial rails and modern low-voltage systems. |
| Shutdown Current | 0.88 mA typical - enables power-gating in battery-sensitive or multi-channel DAQ systems. |
| CMRR | 75–84 dB over full temperature range - ensures robust rejection of ground bounce and EMI coupling in noisy environments. |
Pinout & Package
THS4140CDGKR is housed in an 8-pin MSOP PowerPAD™ (DGK) package with exposed thermal pad on underside - requires soldering to PCB copper pour for thermal management per TI SLMA002/SLMA004 guidelines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: VIN− | Inverting input | Differential input node; matched impedance critical for CMRR and harmonic cancellation. |
| 2: VOCM | Output common-mode control | Sets DC offset of both outputs; bypass with 0.1 µF capacitor to suppress noise injection. |
| 3: VCC+ | Positive supply | Accepts ±2.5 V to ±15 V or 5–30 V single rail; decouple with 0.1 µF ceramic + 6.8 µF tantalum. |
| 4: VOUT+ | Positive differential output | Delivers inverted-phase signal; series 20 Ω resistor recommended for >10 pF capacitive loads. |
| 5: VIN+ | Non-inverting input | Differential input node; symmetric layout with VIN− essential for balanced performance. |
| 6: PD | Power-down enable (active low) | Pulls to VCC− to enter shutdown; internal 50 kΩ pull-up to VCC keeps device active if floating. |
| 7: VCC− | Negative supply | Reference for PD threshold (~1.4 V above VCC−); must be stable for reliable shutdown activation. |
| 8: VOUT− | Negative differential output | Delivers non-inverted-phase signal; complements VOUT+ to form fully differential output pair. |
Key Features
| Feature | Design Value |
|---|---|
| Fully differential I/O architecture | Enables 2× dynamic range vs. single-ended amps - e.g., delivers 2 VPP differential signal to 1 VPP ADC inputs. |
| Active low shutdown (PD) | Reduces ICC to 0.88 mA and places outputs in >1 MΩ high-Z state - ideal for channel multiplexing in multi-channel DAQ. |
| VOCM-controlled output level shift | Allows precise alignment of differential output common-mode to ADC reference (e.g., AVDD/2 or external VREF). |
| High PSRR/CMRR symmetry | 84 dB CMRR and >70 dB PSRR up to 10 MHz - maintains signal fidelity in mixed-signal PCBs with shared power domains. |
| PowerPAD™ thermal enhancement | DGK package's exposed thermal pad lowers θJA to 260°C/W - sustains 125°C max junction temp under 385 mW dissipation at TA = 25°C. |
Applications
| Instrumentation Front-End | High-Speed Data Acquisition |
|---|---|
Use Scenario: Amplifying low-amplitude sensor outputs (e.g., strain gauge bridges, RTDs) before digitization in portable test equipment. IC Role / Device Role / Timing Role: Single-ended-to-differential converter and gain stage with VOCM-referenced output aligned to ADC reference. Use Value: 6.5 nV/√Hz input noise and 84 dB CMRR preserve microvolt-level signal integrity against board-level interference. | Use Scenario: Driving 14-bit, 100 MSPS differential-input ADCs in oscilloscopes and spectrum analyzers. IC Role / Device Role / Timing Role: High-bandwidth, low-distortion ADC driver with 160 MHz –3 dB BW and –79 dB THD at 1 MHz. Use Value: Enables full utilization of ADC ENOB by minimizing harmonic folding and maintaining SFDR >79 dB. |
| Medical Imaging Signal Chain | Communications Baseband Conditioning |
Use Scenario: Conditioning ultrasound receive-path signals prior to digitization in portable imaging systems. IC Role / Device Role / Timing Role: Antialiasing filter driver with matched differential outputs rejecting common-mode noise from transducer cables. Use Value: Balanced outputs reject coupled EMI; 450 V/µs slew rate supports clean pulse-echo waveform reproduction. | Use Scenario: Level-shifting and buffering I/Q baseband signals in software-defined radio (SDR) transceivers. IC Role / Device Role / Timing Role: Differential transmitter with VOCM-adjustable output swing matching DAC or mixer input requirements. Use Value: Adjustable common-mode output enables seamless interface to diverse downstream components without AC-coupling or bias networks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar fully differential amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| THS4141CDGKR | No shutdown pin (PD); otherwise identical electrical specs and pinout. | Preferred where continuous operation is required and power gating is unnecessary. | Select THS4141CDGKR only if shutdown functionality is not needed - avoids unused PD pin routing and simplifies control logic. |
| THS4131CDGKR | Lower bandwidth (150 MHz), higher slew rate (51 V/µs), lower input noise (1.3 nV/√Hz), no PD pin. | Better suited for ultra-low-noise, moderate-bandwidth applications (e.g., precision weigh scales) where shutdown is irrelevant. | Choose THS4131CDGKR when sub-2 nV/√Hz noise dominates design priority over shutdown capability and 160 MHz bandwidth. |
Compared with THS4141CDGKR and THS4131CDGKR, THS4140CDGKR uniquely combines 160 MHz bandwidth, active shutdown, and VOCM control - making it the only option among the three for power-aware, high-speed differential ADC driver designs requiring dynamic range extension and thermal management via PowerPAD™.
Availability
THS4140CDGKR is available at Aetrix Electronics and suitable for high-speed data acquisition, medical imaging front-ends, and communications baseband conditioning requiring stable component supply across industrial temperature ranges (–40°C to 85°C).
Supply support for THS4140CDGKR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of innovation in high-performance amplifiers and data converters.
The THS414x family was designed specifically for precision, high-speed differential signal conditioning - targeting applications demanding low distortion, wide bandwidth, and robust common-mode rejection in ADC driver, instrumentation, and communications roles.
FAQ
What is the function of the PD pin on the THS4140CDGKR?
The PD (power-down) pin on the THS4140CDGKR is an active-low control that places the amplifier in low-power shutdown mode when pulled below ~1.4 V above VCC−. In shutdown, quiescent current drops to 0.88 mA and outputs enter a high-impedance state (>1 MΩ). Leaving PD unconnected defaults to active operation due to an internal 50 kΩ pull-up to VCC. THS4140CDGKR thus enables selective channel power gating in multi-channel systems without external switches.
How does the VOCM pin affect THS4140CDGKR output behavior?
The VOCM pin on the THS4140CDGKR directly sets the common-mode voltage of both differential outputs (VOUT+ and VOUT−). When driven externally (e.g., by an ADC's VREF), it aligns the output DC level to match the ADC's input range - eliminating level-shifting circuitry. If left unconnected, VOCM defaults to midrail (e.g., VCC/2 for single supply). A 0.1 µF bypass capacitor is mandatory to prevent noise coupling. THS4140CDGKR's VOCM input has high bandwidth, supporting fast common-mode transients without distortion.
Can THS4140CDGKR drive heavy capacitive loads, and what layout precautions apply?
THS4140CDGKR is not optimized for direct capacitive loading >10 pF due to reduced phase margin. To drive such loads (e.g., ADC input capacitance, long traces), a 20–50 Ω series resistor must be placed at each output (VOUT+, VOUT−) - isolating the amplifier from the capacitance while maintaining stability. Layout requires short, symmetric input traces; removal of ground plane under inputs/outputs; 0.1 µF ceramic + 6.8 µF tantalum decoupling per supply pin; and soldering the DGK package's PowerPAD™ thermal pad to a large copper pour for thermal reliability. THS4140CDGKR's performance degrades without these measures.
What is the maximum differential output voltage swing for THS4140CDGKR at ±15 V supply?
At ±15 V supply, THS4140CDGKR delivers a differential output voltage swing of ±12 V (24 VPP) under typical conditions (TA = 25°C, RL = 800 Ω). Over the full operating temperature range (–40°C to 85°C), the guaranteed minimum swing is ±11 V (22 VPP). This swing is referenced to the VOCM voltage - so actual VOUT+ and VOUT− swing symmetrically around VOCM. For example, with VOCM = 0 V, outputs swing from –12 V to +12 V differentially; with VOCM = 2.5 V, they swing from –9.5 V to +14.5 V. THS4140CDGKR maintains this performance across its specified load and frequency range.
How does THS4140CDGKR improve dynamic range compared to single-ended amplifiers?
THS4140CDGKR improves dynamic range by delivering a 2 VPP differential signal across two complementary outputs (e.g., +1 V and –1 V), whereas a single-ended amplifier would require 2 VPP swing on one node - often exceeding ADC input limits. This allows feeding a 2 VPP signal into a 1 VPP differential ADC input, effectively doubling usable signal swing without clipping. The symmetrical architecture also cancels even-order harmonics, improving SFDR and ENOB. THS4140CDGKR achieves this while maintaining 160 MHz bandwidth and <1% gain error - making it superior to cascaded single-ended solutions in size, noise, and distortion.
THS4140CDGKR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Amplifier Type:
- Differential
- Number of Circuits:
- 1
- Output Type:
- Differential
- Slew Rate:
- 450V/µs
- Gain Bandwidth Product:
- 205 MHz
- -3db Bandwidth:
- 160 MHz
- Current - Input Bias:
- 5.1 µA
- Voltage - Input Offset:
- 1 mV
- Current - Supply:
- 13.2mA
- Current - Output / Channel:
- 85 mA
- Voltage - Supply Span (Min):
- 4 V
- Voltage - Supply Span (Max):
- 33 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-VSSOP
THS4140CDGKR FAQ
1.How can I place an order for THS4140CDGKR through Aetrix?
Please submit a Request for Quotation (RFQ) for THS4140CDGKR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for THS4140CDGKR reliable?
The price and inventory of THS4140CDGKR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for THS4140CDGKR is usually 5 days.
3.What payment methods are accepted for THS4140CDGKR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for THS4140CDGKR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for THS4140CDGKR?
THS4140CDGKR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your THS4140CDGKR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for THS4140CDGKR?
For technical support, including THS4140CDGKR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your THS4140CDGKR requirements.
6.How does Aetrix verify that THS4140CDGKR is sourced from the original manufacturer or authorized distributors?
All THS4140CDGKR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that THS4140CDGKR meets industry standards.
7.What is the process for return or replacement of THS4140CDGKR?
All THS4140CDGKR units undergo pre-shipment inspection (PSI). If there is an issue with THS4140CDGKR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The THS4140CDGKR part is unused and in its original packaging.
Return procedure for THS4140CDGKR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
THS4140CDGKR Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
