Texas Instruments THS4222D
- Part No.:
- THS4222D
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
THS4222D.pdf
- Description:
- IC VOLTAGE FEEDBACK 2 CIRC 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:393
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
THS4222D from Texas Instruments is a dual, rail-to-rail output, voltage-feedback operational amplifier optimized for high-speed, low-distortion signal conditioning in data acquisition and video systems. It delivers 230 MHz small-signal bandwidth (G = 1), 975 V/µs slew rate, −90 dBc HD2 and −100 dBc HD3 at 5 MHz (RL = 499 Ω), and ±4.8 V output swing into 2 kΩ - enabling precision driving of ADC inputs and composite video lines.
For engineers reviewing the THS4222D datasheet, THS4222D pinout, THS4222D application, or THS4222D equivalent, key selection considerations include its dual-channel D-package SOIC-8 footprint, rail-to-rail output swing under ±5 V supply, power-down capability absence (vs. THS4226), differential gain/phase performance (0.007% / 0.007°), and thermal dissipation limits requiring PCB copper area for the exposed pad in DGN/DGQ variants.
Technical Context
The THS4222D implements a voltage-feedback architecture with fully differential input stage and Class-AB rail-to-rail output stage, supporting stable unity-gain operation. Its 230 MHz bandwidth and 975 V/µs slew rate are achieved without current-feedback topology compromises, preserving DC accuracy and common-mode rejection.
It operates across ±1.35 V to ±7.5 V dual supplies or 2.7 V to 15 V single supply, with input common-mode range extending to within 1.1 V of rails and output swing to within 200 mV of rails (RL = 499 Ω). No internal power-down circuitry is present - distinguishing it from THS4226 and confirming its role as a continuous-operation high-fidelity buffer.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Small-signal bandwidth | 230 MHz at G = 1 (±5 V, RL = 499 Ω) - supports >100 MSPS ADC front-end sampling without gain peaking. |
| Slew rate | 975 V/µs (G = 1, VO = ±2.5 Vpp) - enables full-scale 10 MHz sine wave reproduction with <0.1% distortion. |
| Harmonic distortion | HD2 = −90 dBc, HD3 = −100 dBc at 5 MHz (RL = 499 Ω) - meets broadcast-grade video and high-resolution SAR ADC driver requirements. |
| Rail-to-rail output | ±4.8 V swing into 2 kΩ (VS = ±5 V) - maximizes dynamic range when interfacing to 12–16-bit ADCs with 5 V reference. |
| Quiescent current | 14 mA per channel (±5 V) - balances speed and power for dual-channel instrumentation where thermal budget is constrained. |
| Differential gain/phase | 0.007% / 0.007° (NTSC/PAL, G = 2, R = 150 Ω) - qualifies for SD/HD analog video routing and reconstruction filter applications. |
| Input voltage noise | 13 nV/√Hz at 1 MHz - maintains SNR integrity in wideband preamplifier stages preceding high-gain programmable gain amplifiers. |
Pinout & Package
THS4222D uses an 8-pin SOIC (D) package with exposed thermal pad (non-PowerPAD variant per DGN/DGQ designation; D package has no thermal pad). Pin 1 is 1OUT; pin 2 is 1IN−; pin 3 is 1IN+; pin 4 is VS−; pin 5 is VS+; pin 6 is 2OUT; pin 7 is 2IN−; pin 8 is 2IN+.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1OUT | Channel 1 output | Drives external load or next-stage input; rail-to-rail swing supports full-scale signal delivery. |
| 1IN− | Inverting input (Ch1) | Accepts feedback network; matched impedance critical for stability in inverting configurations. |
| 1IN+ | Non-inverting input (Ch1) | Bias point for single-supply operation; requires DC path to reference voltage. |
| VS− | Negative supply rail | Connects to ground or negative rail; decoupling capacitor required within 1 cm. |
| VS+ | Positive supply rail | Accepts 2.7–15 V single or ±1.35–±7.5 V dual supply; low PSRR mandates local 0.1 µF + 6.8 µF decoupling. |
| 2OUT | Channel 2 output | Independent output; crosstalk −90 dB at 5 MHz enables simultaneous dual-channel signal processing. |
| 2IN− | Inverting input (Ch2) | Electrically isolated from Ch1; no shared internal nodes ensures channel independence. |
| 2IN+ | Non-inverting input (Ch2) | Separate bias node; allows independent DC operating point setting per channel. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail output stage | Delivers >96% of full supply voltage swing into 499 Ω, preserving ADC effective number of bits (ENOB) in high-resolution systems. |
| 230 MHz unity-gain bandwidth | Enables closed-loop gain ≥2 with >100 MHz signal bandwidth - suitable for IF sampling and baseband video reconstruction. |
| −90 dBc HD2 at 5 MHz | Reduces spurious content in spectrum-analyzer front ends and direct-conversion receiver I/Q paths. |
| Dual-channel isolation | −90 dB crosstalk at 5 MHz prevents inter-channel interference in multi-sensor data acquisition and stereo video processing. |
| Single-supply operation down to 2.7 V | Supports battery-powered portable test equipment and low-voltage industrial sensors without level-shifting circuitry. |
Applications
| ADC Driver | Video Reconstruction Filter |
|---|---|
Use Scenario: Driving the input of a 14-bit, 100 MSPS pipeline ADC in a medical ultrasound digitizer. IC Role / Device Role / Timing Role: High-fidelity buffer between anti-aliasing filter and ADC sample-and-hold; preserves transient response and minimizes harmonic folding. Use Value: 230 MHz bandwidth and 975 V/µs slew rate ensure accurate capture of fast-rising echo pulses; −90 dBc HD2 prevents second-harmonic artifacts from aliasing into baseband. |
Use Scenario: Reconstructing composite NTSC video after digital-to-analog conversion in broadcast monitoring equipment. IC Role / Device Role / Timing Role: Final analog output stage restoring luminance/chrominance signal integrity before transmission line driving. Use Value: 0.007% differential gain and 0.007° differential phase meet SMPTE RP-168 specification; rail-to-rail swing maximizes signal-to-noise ratio over 1 Vpp standard. |
| Active Anti-Aliasing Filter | Dual-Channel Instrumentation Amplifier Front End |
Use Scenario: Implementing a 40 MHz, 4-pole active low-pass filter preceding a 50 MSPS ADC in RF spectrum analysis. IC Role / Device Role / Timing Role: Gain stage and filter integrator in MFB topology; sets cutoff frequency and provides group delay linearity. Use Value: 100 MHz 0.1 dB flat bandwidth (G = 2) ensures minimal passband ripple; low distortion prevents harmonic generation within filter stopband. |
Use Scenario: Conditioning differential sensor outputs (e.g., strain gauge bridge) in a dual-channel vibration analyzer. IC Role / Device Role / Timing Role: Independent gain/level-shift stage for each sensor channel prior to multiplexed ADC sampling. Use Value: −90 dBc HD2/HD3 suppresses intermodulation products from closely spaced mechanical resonance frequencies; dual layout minimizes board space vs. two discrete op-amps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed, dual-channel op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| THS4226DGQ | Includes power-down pin (PD) and reference pin (REF); same AC specs but adds 500 ns turnoff delay and 700 µA max power-down current. | Required where system-level power gating is mandated (e.g., portable spectrum analyzers with sleep mode). | Select THS4226DGQ only if power-down functionality is needed; THS4222D avoids PD pin routing complexity and leakage concerns in always-on designs. |
| OPA2691U | Higher 500 MHz bandwidth and 1800 V/µs slew rate, but higher 22 mA quiescent current per channel and no rail-to-rail output (VO = ±3.5 V into 2 kΩ @ ±5 V). | Better suited for >200 MSPS ADC drivers or RF IF amplification where speed outweighs output swing and power. | Choose OPA2691U when bandwidth >300 MHz is mandatory; THS4222D is preferred for cost-sensitive, low-power, rail-to-rail output applications. |
Compared with THS4226DGQ, THS4222D eliminates power-down circuitry for simpler biasing and lower standby current; compared with OPA2691U, it trades 270 MHz bandwidth for guaranteed rail-to-rail output swing, lower quiescent current, and tighter video distortion specs - making it optimal for precision data acquisition and broadcast video.
Availability
THS4222D is available at Aetrix Electronics and suitable for high-speed data acquisition, video signal reconstruction, and active filtering applications requiring stable component supply, consistent parametric performance across temperature, and long-term industrial lifecycle support.
Supply support for THS4222D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in high-performance op-amps and data converter interface solutions.
The THS4222D belongs to TI's THS422x family of rail-to-rail output, low-distortion, high-speed op-amps designed specifically for driving precision ADCs, reconstructing video signals, and enabling wideband active filtering in instrumentation and broadcast systems.
FAQ
What is the maximum supply voltage rating for THS4222D?
The THS4222D has an absolute maximum supply voltage of ±8.25 V (16.5 V total) per the datasheet Absolute Maximum Ratings table. However, the recommended operating range is ±1.35 V to ±7.5 V for dual supply or 2.7 V to 15 V for single supply. Operating beyond ±7.5 V risks exceeding junction temperature limits and degrading long-term reliability, even if within absolute max ratings.
Does THS4222D support single-supply operation?
Yes, THS4222D supports true single-supply operation from 2.7 V to 15 V. Its input common-mode range extends from VS− + 1.1 V to VS+ − 1.1 V, and output swings to within 200 mV of either rail (e.g., 0.2 V to 4.8 V on 5 V supply). Proper DC biasing of both inputs - typically via resistor dividers to mid-supply - is required to maintain linear operation across the full input signal range.
Is THS4222D pin-compatible with THS4226?
No, THS4222D is not pin-compatible with THS4226. THS4222D uses an 8-pin SOIC (D) package with pins 1–8 assigned as 1OUT, 1IN−, 1IN+, VS−, VS+, 2OUT, 2IN−, 2IN+. THS4226 uses a 10-pin DGQ package with additional PD and REF pins. The pin count, layout, and terminal functions differ - requiring PCB redesign for substitution.
What is the thermal resistance (θJA) of THS4222D in SOIC-8 package?
The THS4222D in the standard SOIC-8 (D) package has a junction-to-ambient thermal resistance (θJA) of 97.5 °C/W, as specified in the Package Dissipation Ratings table. This value assumes use of the JEDEC standard High-K test PCB. Real-world PCB layouts with added copper pour under the package can reduce θJA significantly - critical for maintaining junction temperature ≤125°C at full 14 mA/channel quiescent current.
Can THS4222D drive a 75 Ω video load directly?
THS4222D is not rated for continuous 75 Ω driving. Its specified output current is ±100 mA (min) into 10 Ω, but sustained 75 Ω loading at full swing risks exceeding safe operating area limits and thermal shutdown. For 75 Ω video line driving, use a series 75 Ω termination at the amplifier output (i.e., 75 Ω in series with output) and match source impedance - or select a dedicated video line driver like THS3201 that specifies 75 Ω drive capability.
THS4222D Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Amplifier Type:
- Voltage Feedback
- Number of Circuits:
- 2
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 990V/µs
- Gain Bandwidth Product:
- 120 MHz
- -3db Bandwidth:
- 230 MHz
- Current - Input Bias:
- 900 nA
- Voltage - Input Offset:
- 3 mV
- Current - Supply:
- 14mA (x2 Channels)
- Current - Output / Channel:
- 100 mA
- Voltage - Supply Span (Min):
- 2.7 V
- Voltage - Supply Span (Max):
- 15 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
THS4222D FAQ
1.How can I place an order for THS4222D through Aetrix?
Please submit a Request for Quotation (RFQ) for THS4222D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for THS4222D reliable?
The price and inventory of THS4222D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for THS4222D is usually 5 days.
3.What payment methods are accepted for THS4222D?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for THS4222D transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for THS4222D?
THS4222D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your THS4222D order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for THS4222D?
For technical support, including THS4222D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your THS4222D requirements.
6.How does Aetrix verify that THS4222D is sourced from the original manufacturer or authorized distributors?
All THS4222D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that THS4222D meets industry standards.
7.What is the process for return or replacement of THS4222D?
All THS4222D units undergo pre-shipment inspection (PSI). If there is an issue with THS4222D, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The THS4222D part is unused and in its original packaging.
Return procedure for THS4222D:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
THS4222D Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
