Texas Instruments THS4504DGNRG4
- Part No.:
- THS4504DGNRG4
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
THS4504DGNRG4.pdf
- Description:
- IC OPAMP DIFF 1 CIRCUIT 8HVSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,377
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
THS4504DGNRG4 from Texas Instruments is a wideband, low-distortion fully differential amplifier with power-down capability, designed as a high-linearity ADC driver or single-ended-to-differential converter. It delivers 260 MHz small-signal bandwidth, –73 dBc third-order intermodulation distortion at 30 MHz, and 1800 V/µs slew rate under ±5 V supply, enabling precision signal conditioning in 12-bit, 80 MSps data acquisition systems.
For engineers reviewing the THS4504DGNRG4 datasheet, THS4504DGNRG4 pinout, THS4504DGNRG4 application, or THS4504DGNRG4 equivalent, key selection criteria include its power-down control (PD pin), VOCM-controlled output common-mode voltage, differential output swing up to ±7.4 V (±5 V supply), and MSOP-8 PowerPAD™ package optimized for thermal performance in RF receiver chains and active filtering circuits.
Technical Context
The THS4504DGNRG4 implements a fully differential architecture with independent input common-mode range extending to the negative rail (–5.7 V min at ±5 V supply) and precise output common-mode voltage control via the VOCM pin. Its internal feedback structure supports stable unity-gain operation and maintains balance error below –65 dB up to 100 kHz.
Power-down functionality is implemented through a dedicated PD pin with defined enable/disable thresholds (≥ –2.9 V enables, ≤ –4.3 V disables under dual supply), reducing quiescent current from 25 mA to 1.2 mA while preserving input impedance (50 kΩ || 1 pF) and enabling fast turn-on/turn-off delays (1000 ns / 800 ns).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Small-signal bandwidth | 260 MHz at G = 1 (±5 V): enables baseband and IF signal amplification up to UHF without gain peaking. |
| Slew rate | 1800 V/µs (±5 V): supports clean 2 VPP step response with 0.8 ns rise time for high-speed transient fidelity. |
| IMD3 distortion | –73 dBc at 30 MHz, 200 kHz tone spacing: meets linearity requirements for 12-bit ADC interfaces up to 40 MHz. |
| OIP3 | 29 dBm at 30 MHz (50 Ω ref): provides robust RF receiver chain headroom before compression. |
| Input voltage noise | 8 nV/√Hz (>1 MHz): minimizes added noise in precision signal chains preceding high-resolution ADCs. |
| Power-down current | 1200 µA max (±5 V): reduces system standby power by >95% while retaining bias integrity for rapid wake-up. |
| Common-mode input range | –5.7 V to +2.6 V (±5 V): allows direct interfacing with ground-referenced sensors or DAC outputs. |
Pinout & Package
THS4504DGNRG4 is housed in an 8-pin MSOP PowerPAD™ (DGN) package with exposed thermal pad electrically isolated from all pins. The PowerPAD enhances thermal dissipation (θJC = 4.7 °C/W), supporting continuous operation at junction temperatures ≤ +125°C in compact PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN− | Inverting input | Differential input node; accepts signals referenced to VOCM or ground; supports rail-to-rail common-mode range. |
| VIN+ | Non-inverting input | Differential input node; matched to VIN− for optimal CMRR (>70 dB) and harmonic cancellation. |
| VOCM | Output common-mode control | DC-setpoint input that defines midpoint of differential output swing; drives internal common-mode feedback loop. |
| VS+ | Positive supply | Accepts +5 V, +12 V, or +15 V in single-supply mode; or +5 V/+7.5 V in dual-supply configuration. |
| VS− | Negative supply | Accepts 0 V (single-supply) or –5 V/–7.5 V (dual-supply); enables input common-mode extension to negative rail. |
| VOUT+ | Positive differential output | Active output terminal; delivers amplified, phase-aligned signal relative to VOUT−; drives 800 Ω loads. |
| VOUT− | Negative differential output | Complementary output terminal; maintains amplitude/phase symmetry with VOUT+ for balanced transmission. |
| PD | Power-down control | Active-low enable: logic-high (≥ –2.9 V) activates amplifier; logic-low (≤ –4.3 V) places device in ultra-low-IQ state. |
Key Features
| Feature | Design Value |
|---|---|
| Fully differential architecture | Rejects even-order harmonics and common-mode noise, improving SNR in ADC front-ends and RF I/Q paths. |
| Output common-mode control (VOCM) | Allows precise alignment of differential output midpoint to ADC reference voltage (e.g., 2.5 V), eliminating level-shifting components. |
| Power-down capability | Reduces quiescent current to <1.2 mA while maintaining input bias stability-critical for battery-powered or burst-mode systems. |
| Rail-to-rail input common-mode range | Supports direct connection to ground-referenced sources (e.g., DACs, sensors) without external level shifters or bias networks. |
| MSOP-8 PowerPAD™ package | Delivers 1.71 W power dissipation at TA = +25°C and 685 mW at TA = +85°C-enabling high-output-drive operation in space-constrained designs. |
Applications
| Wireless Baseband Receiver | High-Speed Data Acquisition |
|---|---|
Use Scenario: Amplifying and converting single-ended IF signals (e.g., 70 MHz) to differential format prior to ADC sampling in LTE/FDD receivers. IC Role / Device Role / Timing Role: ADC driver with VOCM-adjusted output swing matching ADC input range; provides IMD3 < –70 dBc to preserve EVM. Use Value: Eliminates external balun and DC-blocking capacitors, reducing BOM count and board area while maintaining SFDR > 85 dB. |
Use Scenario: Driving 12-bit, 80 MSps pipeline ADCs in oscilloscope front-ends where signal fidelity and settling time are critical. IC Role / Device Role / Timing Role: High-slew-rate buffer with 100 ns settling to 0.01%; maintains amplitude accuracy across full 40 MHz analog bandwidth. Use Value: Enables accurate capture of fast transients (e.g., pulse edges, glitches) without droop or overshoot due to superior large-signal linearity. |
| Active Differential Filter Stage | Single-Ended to Differential Conversion |
Use Scenario: Implementing 4th-order Chebyshev bandpass filter between mixer and ADC in spectrum analyzers using THS4504DGNRG4 in feedback configuration. IC Role / Device Role / Timing Role: Active filter core with programmable center frequency and Q-factor; leverages high OIP3 to avoid passband distortion. Use Value: Achieves >60 dB stopband rejection at 2× center frequency while preserving group delay flatness within ±0.5 ns over 20 MHz. |
Use Scenario: Converting output of single-ended DAC (e.g., DAC3482) to fully differential signal for driving high-Z differential inputs of RF modulators. IC Role / Device Role / Timing Role: Precision gain stage with matched output impedance (0.1 Ω) and < –65 dB output balance error at 100 kHz. Use Value: Suppresses even-harmonic content by >40 dB compared to passive transformer solutions, improving spectral purity in transmit paths. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar fully differential amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| THS4505DGNRG4 | No power-down pin; identical AC/DC specs and pinout except NC on PD location. | Preferred where continuous operation is required and power gating adds complexity. | Select when system-level power sequencing does not require dynamic amplifier disable. |
| THS4521RGTT | Lower bandwidth (1.8 GHz GBW vs 260 MHz), higher supply current (30 mA), no VOCM pin-uses fixed internal common-mode. | Better suited for DC-coupled, high-gain instrumentation where VOCM flexibility is unnecessary. | Choose for ultra-low-noise (4.3 nV/√Hz) applications requiring >100 MHz closed-loop bandwidth at G ≥ 10. |
Compared with THS4505DGNRG4, THS4504DGNRG4 adds system-level power control without sacrificing linearity or bandwidth; versus THS4521RGTT, it trades raw speed and noise for VOCM configurability and lower quiescent power-making it optimal for adaptive, power-sensitive ADC interface designs.
Availability
THS4504DGNRG4 is available at Aetrix Electronics and suitable for wireless infrastructure, test equipment, and high-speed data acquisition requiring stable component supply, long-term lifecycle support, and traceable sourcing from authorized channels.
Supply support for THS4504DGNRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in high-performance signal chain components.
The THS4504 belongs to TI's high-speed differential amplifier product line, engineered specifically for precision ADC driving, RF receiver front-ends, and active filtering applications demanding exceptional linearity and flexible common-mode control.
FAQ
What is the function of the PD pin on the THS4504DGNRG4?
The PD (Power-Down) pin on the THS4504DGNRG4 is an active-low control input that places the amplifier into ultra-low-quiescent-current mode (<1.2 mA) when driven below –4.3 V (dual supply) or 0.7 V (single supply). When pulled above –2.9 V or 2.1 V respectively, the device operates normally with full bandwidth and drive capability. This feature enables dynamic power management in battery-operated or burst-mode systems without requiring external bias reconfiguration. The THS4504DGNRG4 defaults to enabled if the PD pin is left floating.
How does the VOCM pin affect THS4504DGNRG4 output behavior?
The VOCM pin on the THS4504DGNRG4 sets the DC common-mode voltage of the differential output pair (VOUT+ and VOUT−), allowing precise alignment to downstream ADC reference voltages (e.g., 2.5 V or 1.25 V). Internally, it controls a feedback loop that adjusts output offset to maintain the specified midpoint regardless of gain or load. With VOCM tied to 2.5 V, the THS4504DGNRG4 delivers symmetric ±3.3 V swing (5 V supply) or ±7.4 V (±5 V supply), eliminating need for external level-shifting circuitry and ensuring optimal ADC utilization.
What is the maximum differential output voltage swing for THS4504DGNRG4 at ±5 V supply?
At ±5 V supply, the THS4504DGNRG4 delivers a minimum differential output voltage swing of ±7.4 V into a 1 kΩ load, corresponding to a total peak-to-peak swing of 14.8 V. This specification holds across the full operating temperature range (–40°C to +85°C) and ensures compatibility with high-input-range differential ADCs such as the ADS5400 family. Swing is load-dependent: into 20 Ω, output current drive remains ≥100 mA, but voltage swing compresses due to internal output stage limitations.
Can THS4504DGNRG4 operate from a single 5 V supply?
Yes, the THS4504DGNRG4 supports single-supply operation from 4.5 V to 15 V. At 5 V supply, it achieves 210 MHz small-signal bandwidth, 900 V/µs slew rate, and ±3.3 V differential output swing (referenced to 2.5 V VOCM). Input common-mode range shifts to –0.7 V to +2.6 V, enabling direct interface with ground-referenced sources. Quiescent current drops to 21 mA max, and power-down current falls to 1200 µA-making it viable for portable instrumentation and low-voltage data acquisition systems.
What thermal considerations apply to THS4504DGNRG4 in the MSOP-8 PowerPAD™ package?
The THS4504DGNRG4 in the DGN package features an exposed thermal pad electrically isolated from all pins, providing θJC = 4.7 °C/W and θJA = 58.4 °C/W (JEDEC High-K board). To maintain junction temperature ≤ +125°C for long-term reliability and minimal distortion, PCB layout must solder the PowerPAD to a minimum 100 mm² copper pour with ≥4 thermal vias. At TA = +85°C, maximum continuous power dissipation is 685 mW-sufficient for typical 100–200 mW output drive in receiver chain applications without forced airflow.
THS4504DGNRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Amplifier Type:
- Differential
- Number of Circuits:
- 1
- Output Type:
- Differential
- Slew Rate:
- 1800V/µs
- Gain Bandwidth Product:
- 210 MHz
- -3db Bandwidth:
- 260 MHz
- Current - Input Bias:
- 4 µA
- Voltage - Input Offset:
- 4 mV
- Current - Supply:
- 16mA
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 4.5 V
- Voltage - Supply Span (Max):
- 15 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSSOP
THS4504DGNRG4 FAQ
1.How can I place an order for THS4504DGNRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for THS4504DGNRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for THS4504DGNRG4 reliable?
The price and inventory of THS4504DGNRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for THS4504DGNRG4 is usually 5 days.
3.What payment methods are accepted for THS4504DGNRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for THS4504DGNRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for THS4504DGNRG4?
THS4504DGNRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your THS4504DGNRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for THS4504DGNRG4?
For technical support, including THS4504DGNRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your THS4504DGNRG4 requirements.
6.How does Aetrix verify that THS4504DGNRG4 is sourced from the original manufacturer or authorized distributors?
All THS4504DGNRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that THS4504DGNRG4 meets industry standards.
7.What is the process for return or replacement of THS4504DGNRG4?
All THS4504DGNRG4 units undergo pre-shipment inspection (PSI). If there is an issue with THS4504DGNRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The THS4504DGNRG4 part is unused and in its original packaging.
Return procedure for THS4504DGNRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
THS4504DGNRG4 Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

