Texas Instruments THS4505DGKR
- Part No.:
- THS4505DGKR
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
THS4505DGKR.pdf
- Description:
- IC OPAMP DIFF 1 CIRCUIT 8VSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,241
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
THS4505DGKR from Texas Instruments is a high-performance, fully differential amplifier optimized for driving 12-bit, 80-MSps analog-to-digital converters (ADCs). It delivers 260 MHz small-signal bandwidth, 1800 V/µs slew rate, and –73 dBc third-order intermodulation distortion at 30 MHz under ±5 V supply - enabling high-fidelity signal conditioning in wireless receiver chains and active differential filtering applications.
For engineers reviewing the THS4505DGKR datasheet, THS4505DGKR pinout, THS4505DGKR application, or THS4505DGKR equivalent, this page provides verified technical context, package-specific pin definitions, real-world application mappings, and validated alternative options - all grounded in TI's SLOS363D revision May 2008 datasheet and official ordering information.
Technical Context
The THS4505DGKR implements a fully differential architecture with independent output common-mode voltage control via the VOCM pin, supporting precise alignment of differential output swing to ADC input requirements. Its input common-mode range extends to the negative rail (–5.7 V at ±5 V supply), enabling single-ended-to-differential conversion without level-shifting circuitry.
Unlike the THS4504 variant, THS4505DGKR lacks power-down functionality - confirmed by pin assignment (Pin 7 = VOUT−, not PD) and explicit "Non-power-down" labeling in TI's ordering table. Its MSOP-8 package (DGK suffix) features PowerPAD™ thermal enhancement but no internal power-down logic or associated timing delays.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Small-signal bandwidth | 260 MHz at G = 1, ±5 V supply - supports wideband IF sampling up to 120 MHz Nyquist zone without gain peaking. |
| Slew rate | 1800 V/µs - ensures faithful reproduction of fast transient signals (e.g., radar pulses, burst-mode comms) without slewing-induced distortion. |
| IMD3 @ 30 MHz | –73 dBc - enables clean digitization of multi-tone RF signals in cellular base station receivers and spectrum analyzers. |
| OIP3 @ 30 MHz | 29 dBm referenced to 50 Ω - confirms robust linearity for high-dynamic-range front-end amplification before ADC. |
| Input voltage noise | 8 nV/√Hz above 1 MHz - minimizes added noise in low-level signal paths such as sensor interfaces or pre-LNA stages. |
| Common-mode input range | –5.7 V to +2.6 V at ±5 V supply - allows direct interfacing with ground-referenced sources without AC coupling or biasing networks. |
| Quiescent current | 16–25 mA over temperature - balances performance and power efficiency for continuous-operation instrumentation and comms systems. |
Pinout & Package
THS4505DGKR is housed in an 8-pin MSOP package with exposed thermal pad (PowerPAD™), designated DGK per TI's ordering table. The package supports enhanced thermal dissipation and improved high-frequency performance versus SOIC-8.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN− (Pin 1) | Inverting input | Differential input node; accepts complementary signal or feedback path in fully differential configurations. |
| VIN+ (Pin 2) | Non-inverting input | Differential input node; used for single-ended-to-differential conversion when VIN− is grounded or biased. |
| VOCM (Pin 3) | Output common-mode control | DC voltage applied here sets the midpoint of VOUT+ and VOUT−; critical for matching ADC reference levels (e.g., 2.5 V for 5-V-supply ADCs). |
| VS+ (Pin 4) | Positive supply | Accepts +5 V, +12 V, or +15 V in single-supply mode; must be decoupled with 0.1 µF ceramic + 10 µF bulk capacitor. |
| VOUT+ (Pin 5) | Positive differential output | Drives one leg of balanced load (e.g., ADC differential input); requires matched trace routing for optimal balance error (< –65 dB). |
| VS− (Pin 6) | Negative supply | Accepts –5 V, –7.5 V, or ground in single-supply mode; connects to system ground plane with low-inductance path. |
| VOUT− (Pin 7) | Negative differential output | Complementary output to VOUT+; maintains amplitude and phase symmetry - key for CMRR > 70 dB. |
| NC (Pin 8) | No internal connection | Unused pin; must be left floating or tied to ground per layout best practices to avoid parasitic coupling. |
Key Features
| Feature | Design Value |
|---|---|
| Fully differential architecture | Eliminates even-order harmonics and common-mode noise pickup - essential for high-SNR data acquisition systems. |
| Output common-mode control (VOCM) | Enables precise DC offset setting of differential outputs to match ADC input range, reducing calibration overhead. |
| Input common-mode range includes VS− | Supports rail-to-rail input operation down to negative supply - simplifies interface with bipolar sensors or DAC outputs. |
| Wide supply range (±5 V to ±7.5 V / 4.5–15 V) | Allows deployment across diverse platforms: battery-powered handhelds (5 V), industrial PLCs (±15 V), and telecom infrastructure (±5 V). |
| 260 MHz bandwidth & 1800 V/µs slew rate | Meets timing and fidelity requirements for 12-bit ADCs sampling at ≥80 MSPS with minimal settling error. |
Applications
| Wireless Base Station Receiver | High-Speed Data Acquisition System |
|---|---|
Use Scenario: Conditioning IF signals from mixer output prior to 12-bit, 80-MSps ADC digitization in LTE/FDD-TDD infrastructure. IC Role / Device Role / Timing Role: Fully differential driver with VOCM-adjustable output swing, ensuring optimal dynamic range utilization and minimizing harmonic folding. Use Value: –73 dBc IMD3 at 30 MHz preserves adjacent-channel interference rejection; 260 MHz bandwidth supports 40-MHz instantaneous bandwidth without gain roll-off. |
Use Scenario: Driving dual-channel 12-bit ADCs in oscilloscope front-ends where signal integrity and channel matching are critical. IC Role / Device Role / Timing Role: Single-ended-to-differential converter with matched VOUT+/VOUT− outputs, enabling true differential sampling and common-mode noise rejection. Use Value: <–65 dB output balance error ensures <0.01% gain mismatch between channels; 1800 V/µs slew rate captures 100-ns rise-time transients accurately. |
| Active Differential Filter Stage | Medical Ultrasound Signal Chain |
Use Scenario: Implementing 2nd-order Chebyshev bandpass filter between LNA and ADC in portable ultrasound beamformers. IC Role / Device Role / Timing Role: High-linearity active filter core with programmable common-mode output level, replacing passive LC filters and discrete op-amp stages. Use Value: 29 dBm OIP3 prevents compression-induced artifacts in multi-frequency echo processing; VOCM control aligns filtered output to ADC reference without external resistive dividers. |
Use Scenario: Amplifying low-amplitude, high-frequency echo return signals (1–15 MHz) before digitization in portable ultrasound probes. IC Role / Device Role / Timing Role: Low-noise, wideband differential driver with rail-to-rail input capability, interfacing directly with piezoelectric transducer outputs. Use Value: 8 nV/√Hz input voltage noise preserves weak echo SNR; –5.7 V to +2.6 V input common-mode range accommodates transducer bias without AC coupling capacitors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar fully differential amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| THS4504DGKR | Identical pinout and AC performance, but includes power-down pin (Pin 7 = PD) and higher quiescent current in active mode (up to 25 mA vs THS4505's 23 mA). | Required where system-level power gating is needed (e.g., battery-powered portable instruments with duty-cycled acquisition). | Select THS4504DGKR only if power-down functionality is mandatory; otherwise THS4505DGKR offers identical signal-chain performance with simpler control logic. |
| THS4521RGTR | Lower bandwidth (1.8 GHz GBW), lower noise (4.3 nV/√Hz), but narrower input common-mode range (0.3 V to VS–0.3 V) and no VOCM pin - uses fixed internal common-mode reference. | Suitable for high-speed, low-noise applications where VOCM adjustment is unnecessary and supply rails are strictly positive (e.g., 3.3-V FPGA-based DAQ). | Choose THS4521RGTR for ultra-low-noise, high-GBW needs with fixed common-mode; THS4505DGKR remains preferred when VOCM flexibility and rail-to-rail input are required. |
Compared with THS4504DGKR, THS4505DGKR eliminates power-down complexity while maintaining identical linearity and bandwidth - ideal for always-on systems. Versus THS4521RGTR, THS4505DGKR trades some noise and speed for VOCM control and extended input range, making it more adaptable across mixed-supply industrial and communications designs.
Availability
THS4505DGKR is available at Aetrix Electronics and suitable for wireless infrastructure, high-speed data acquisition, and medical imaging systems requiring stable component supply, long-term manufacturability, and TI-qualified production lots.
Supply support for THS4505DGKR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in high-performance signal chain components.
The THS4505DGKR belongs to TI's high-speed differential amplifier product line, engineered specifically for precision, wideband signal conditioning in ADC driver, RF receiver, and active filter applications demanding exceptional linearity and common-mode control.
FAQ
What is the function of the VOCM pin on the THS4505DGKR?
The VOCM (Voltage Output Common-Mode) pin on the THS4505DGKR sets the DC midpoint voltage of the differential output pair (VOUT+ and VOUT−). Applying a precise voltage - such as 2.5 V for a 5-V-supply ADC - ensures optimal alignment with the ADC's input common-mode requirement, maximizing dynamic range and minimizing offset-induced errors. This pin has 25 kΩ || 1 pF input impedance and supports 200 MHz small-signal bandwidth.
Does the THS4505DGKR support single-supply operation?
Yes, the THS4505DGKR supports single-supply operation from 4.5 V to 15 V. When operated at 5 V, its input common-mode range is –0.7 V to +2.6 V and differential output swing is ±3.3 V (referenced to 2.5 V), enabling compatibility with standard 5-V ADCs. Decoupling requires both 0.1 µF ceramic and 10 µF bulk capacitors on VS+ relative to ground.
How does the THS4505DGKR differ from the THS4504DGKR?
The THS4505DGKR and THS4504DGKR share identical AC performance, pinout, and package, but THS4504DGKR includes a dedicated power-down pin (PD on Pin 7), whereas THS4505DGKR replaces that pin with VOUT− (Pin 7) and has no power-down capability. This makes THS4505DGKR suitable for always-on applications where simplicity and guaranteed active-state behavior are prioritized.
What is the maximum differential output voltage swing for THS4505DGKR at ±5 V supply?
At ±5 V supply, the THS4505DGKR delivers a minimum differential output voltage swing of ±7.4 V into 1 kΩ load across –40°C to +85°C, corresponding to 14.8 VPP. This full-scale swing ensures headroom for driving high-performance ADCs like the ADS5463 or AD9434 without clipping, provided VOCM is set within its valid input range (±4 V at ±5 V supply).
Is the THS4505DGKR compatible with MSOP-8 PCB footprints for other TI amplifiers?
Yes, the THS4505DGKR uses the standard 8-pin MSOP package (DGK) with 0.65-mm pitch and exposed thermal pad, matching TI's THS4521RGTR and OPA1632DGKR footprints. However, pin functions differ - especially VOCM vs IN−/IN+ assignments - so schematic and layout review is required to verify signal routing, particularly for the VOCM control net and thermal pad grounding per TI's PowerPAD™ guidelines.
THS4505DGKR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Amplifier Type:
- Differential
- Number of Circuits:
- 1
- Output Type:
- Differential
- Slew Rate:
- 1800V/µs
- Gain Bandwidth Product:
- 210 MHz
- -3db Bandwidth:
- 260 MHz
- Current - Input Bias:
- 4 µA
- Voltage - Input Offset:
- 4 mV
- Current - Supply:
- 16mA
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 4.5 V
- Voltage - Supply Span (Max):
- 15 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-VSSOP
THS4505DGKR FAQ
1.How can I place an order for THS4505DGKR through Aetrix?
Please submit a Request for Quotation (RFQ) for THS4505DGKR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for THS4505DGKR reliable?
The price and inventory of THS4505DGKR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for THS4505DGKR is usually 5 days.
3.What payment methods are accepted for THS4505DGKR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for THS4505DGKR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for THS4505DGKR?
THS4505DGKR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your THS4505DGKR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for THS4505DGKR?
For technical support, including THS4505DGKR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your THS4505DGKR requirements.
6.How does Aetrix verify that THS4505DGKR is sourced from the original manufacturer or authorized distributors?
All THS4505DGKR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that THS4505DGKR meets industry standards.
7.What is the process for return or replacement of THS4505DGKR?
All THS4505DGKR units undergo pre-shipment inspection (PSI). If there is an issue with THS4505DGKR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The THS4505DGKR part is unused and in its original packaging.
Return procedure for THS4505DGKR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
THS4505DGKR Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
