NXP Semiconductors TJA1042T,118
- Part No.:
- TJA1042T,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Drivers, Receivers, Transceivers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TJA1042T,118.pdf
- Description:
- IC TRANSCEIVER HALF 1/1 8SO
- Quantity:
- Payment:

- Shipping:

Inventory:2,674
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TJA1042T,118 from NXP Semiconductors is a high-speed CAN transceiver implementing ISO 11898-2:2016 and SAE J2284-1 to J2284-5, supporting CAN FD fast-phase data rates up to 5 Mbit/s. It provides differential transmit/receive capability between a microcontroller's CAN protocol controller and the physical two-wire CAN bus, features Standby mode with bus wake-up, and delivers ±58 V bus fault protection in automotive 12 V/24 V systems.
For engineers reviewing the TJA1042T,118 datasheet, TJA1042T,118 pinout, TJA1042T,118 application, or TJA1042T,118 equivalent, this page details its fail-safe behavior under undervoltage, TXD dominant time-out, bus-dominant time-out in Standby, SPLIT-pin stabilization, and AEC-Q100 qualification for automotive deployment.
Technical Context
The TJA1042T,118 operates in Normal and Standby modes controlled by the STB pin: LOW enables full CAN FD communication with differential receiver output on RXD and driver control via TXD; HIGH activates low-power monitoring with wake-up detection via a dedicated filter and bus-biasing to ground. Its internal slope control optimizes EME while maintaining compatibility with legacy PCA82C250/PCA82C251 networks.
Pin 5 functions as SPLIT (not VIO), delivering 0.5×VCC in Normal mode to stabilize recessive bus level using external split termination-critical for reducing EME in networks with DC leakage. Undervoltage detection on VCC (3.5–4.5 V threshold) forces Standby entry, and thermal shutdown at 190 °C protects output drivers during overtemperature events.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage (VCC) | 4.5 V to 5.5 V - ensures stable operation across automotive battery fluctuations including cold-crank conditions. |
| Standby current | 10–15 μA - enables ultra-low-power node sleep states with bus-initiated wake-up capability. |
| CAN FD data rate | Up to 5 Mbit/s - supports high-bandwidth fast-phase messaging required in modern ADAS and domain controllers. |
| Bus fault tolerance | ±58 V on CANH/CANL - withstands load-dump and jump-start transients without latch-up or damage. |
| ESD robustness | ±8 kV HBM on CANH/CANL - meets stringent IEC 61000-4-2 requirements for automotive assembly and service environments. |
| SPLIT output voltage | 0.5×VCC in Normal mode - actively stabilizes recessive common-mode voltage to reduce electromagnetic emission in split-terminated networks. |
| TXD dominant time-out | 0.3–5 ms - prevents permanent bus dominance due to MCU lockup, ensuring network-level fault containment per ISO 11898-2. |
Pinout & Package
Package: SO8 (SOT96-1), plastic small outline, 8 leads, 3.9 mm body width, lead pitch 1.27 mm, RoHS-compliant and halogen-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - TXD | Transmit data input | Digital input controlling bus state; internal pull-up to VIO ensures safe HIGH default if left floating. |
| 2 - STB | Standby mode control input | HIGH activates low-power wake-up monitoring; internal pull-up maintains defined state during MCU reset. |
| 3 - VCC | Main supply voltage | 4.5–5.5 V power rail; undervoltage detection (3.5–4.5 V) triggers automatic Standby entry. |
| 4 - RXD | Receive data output | Digital output reflecting bus state; drives microcontroller RX pin; active in both Normal and Standby modes. |
| 5 - SPLIT | Common-mode stabilization output | 0.5×VCC source for split termination; reduces EME in networks with ground leakage; must be left open if unused. |
| 6 - CANL | CAN bus low line | Analog I/O terminal; ±58 V fault-tolerant; forms differential pair with CANH for noise-immune signaling. |
| 7 - CANH | CAN bus high line | Analog I/O terminal; ±58 V fault-tolerant; paired with CANL to encode dominant/recessive logic states. |
| 8 - GND | Ground reference | Primary return path for VCC and internal circuitry; requires solid PCB connection for EMC performance. |
Key Features
| Feature | Design Value |
|---|---|
| ISO 11898-2:2016 & SAE J2284 compliance | Guarantees interoperability with all HS-CAN FD networks operating up to 5 Mbit/s, including J1939-14 implementations. |
| Fail-safe undervoltage detection | VCC threshold of 3.5–4.5 V forces Standby mode before supply collapse, preventing undefined bus behavior. |
| SPLIT-pin recessive stabilization | 0.5×VCC output enables precise common-mode biasing in split-termination topologies, cutting EME in leaky networks. |
| Bus wake-up filter | 0.5–3 μs filtering on RXD in Standby mode rejects short glitches while reliably detecting valid wake-up edges. |
| AEC-Q100 Grade 1 qualification | Validated for -40 °C to +125 °C ambient operation, meeting automotive reliability and lifetime requirements. |
Applications
| Body Control Module (BCM) | Advanced Driver Assistance System (ADAS) Camera Node |
|---|---|
|
Use Scenario: Centralized vehicle subsystem managing door locks, lighting, and window controls via HS-CAN backbone. IC Role / Device Role / Timing Role: Physical layer interface translating MCU CAN controller signals to robust differential bus signaling with wake-on-CAN capability. Use Value: Enables zero-power sleep with reliable bus-initiated wake-up, reducing quiescent current to <15 μA while maintaining ISO 11898-2 timing integrity. |
Use Scenario: Front-facing camera module transmitting raw image metadata and diagnostic status over CAN FD to domain controller. IC Role / Device Role / Timing Role: High-speed transceiver supporting 5 Mbit/s CAN FD fast-phase bursts for time-critical sensor data framing. Use Value: Delivers <100 ns TXD-to-bus-dominant delay and ±400 mV transmitter symmetry, ensuring bit-level timing compliance in safety-critical vision systems. |
| Electric Power Steering (EPS) ECU | Automotive Gateway Module |
|
Use Scenario: Real-time torque assist control loop requiring deterministic latency and fault containment between MCU and motor driver CAN nodes. IC Role / Device Role / Timing Role: Fail-safe CAN physical layer with TXD dominant time-out (0.3–5 ms) and bus-dominant time-out in Standby. Use Value: Prevents single-point failure from blocking entire CAN network-ensures continued operation of other steering subsystems during local faults. |
Use Scenario: Multi-bus bridge connecting HS-CAN, LS-CAN, and LIN domains in centralized vehicle architecture. IC Role / Device Role / Timing Role: HS-CAN interface with ±58 V bus fault tolerance and thermal shutdown at 190 °C for sustained high-load operation. Use Value: Survives load-dump transients and junction temperatures up to 150 °C, enabling continuous gateway uptime in engine bay mounting locations. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed CAN transceiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TJA1042T/3 | Same SO8 package and SPLIT pin functionality; differs only in tape-and-reel packaging variant (no electrical or functional change). | Identical use cases; selected when automated SMT placement requires specific reel configuration or quantity per reel. | Choose TJA1042T/3 for volume production with pick-and-place compatibility; TJA1042T,118 is standard distribution variant. |
| TJA1042BT | Replaces SPLIT with VIO pin; supports 3.3 V MCU interfacing; shorter propagation delay (60–100 ns vs. 65–125 ns). | Required when interfacing with 3.3 V microcontrollers or designing larger topologies needing reduced skew. | Select TJA1042BT only if VIO-level translation or extended network reach is needed; not drop-in compatible due to pin 5 function change. |
Compared with TJA1042T,118, TJA1042T/3 offers identical electrical behavior in a different packaging format, while TJA1042BT trades SPLIT-based EME reduction for VIO-level adaptability and faster timing-making it unsuitable as a direct replacement without layout revision.
Availability
TJA1042T,118 is available at Aetrix Electronics and suitable for automotive body control modules, ADAS camera nodes, electric power steering ECUs, and gateway modules requiring stable component supply with AEC-Q100 assurance and long-term lifecycle support.
Supply support for TJA1042T,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in automotive-grade analog and mixed-signal ICs.
The TJA1042 series was designed specifically for next-generation HS-CAN FD networks in automotive ECUs, emphasizing fail-safe operation, ultra-low standby power, and robust EMC/ESD performance in harsh vehicle environments.
FAQ
What is the primary function of the SPLIT pin on the TJA1042T,118?
The SPLIT pin on the TJA1042T,118 outputs 0.5×VCC in Normal mode to stabilize the recessive common-mode voltage on the CAN bus when used with a split termination network. This reduces electromagnetic emission in networks with DC leakage paths, such as those caused by deactivated nodes. In Standby mode or with VCC off, the SPLIT pin floats and must be left unconnected if unused. The TJA1042T,118 does not include a VIO pin-its I/O levels are fixed to 5 V compatibility via internal VCC connection.
Does the TJA1042T,118 support CAN FD data rates up to 5 Mbit/s?
Yes, the TJA1042T,118 implements the CAN physical layer per ISO 11898-2:2016 and SAE J2284-1 to J2284-5, guaranteeing timing compliance for CAN FD fast-phase operation up to 5 Mbit/s. Its propagation delays (e.g., 65–125 ns TXD-to-bus-recessive) and transmitter symmetry (±400 mV) are validated for this speed, making it suitable for high-bandwidth applications like ADAS sensor data transmission. The TJA1042T,118 achieves this without requiring external slew-rate control components.
How does the TJA1042T,118 handle undervoltage conditions on VCC?
The TJA1042T,118 incorporates undervoltage detection on VCC with a threshold range of 3.5 V to 4.5 V. When VCC drops below this range, the device automatically enters Standby mode regardless of STB pin state, disengaging drivers from the bus to prevent undefined behavior. This fail-safe action ensures deterministic operation during battery brownouts or cold-crank events. Once VCC recovers above the threshold, normal operation resumes only after STB is actively driven LOW-preventing spurious transitions.
What protection features does the TJA1042T,118 provide against electrical overstress?
The TJA1042T,118 provides ±58 V fault tolerance on CANH and CANL pins, ±8 kV HBM ESD protection per IEC 61000-4-2, and integrated thermal shutdown at 190 °C. It also includes TXD dominant time-out (0.3–5 ms) and bus-dominant time-out in Standby mode (0.3–5 ms) to prevent network lockup. These protections are validated per AEC-Q100 Grade 1 and automotive transient standards including ISO 7637 and IEC TS 62228-3, ensuring resilience in real-world vehicle environments.
Is the TJA1042T,118 pin-compatible with legacy CAN transceivers like the PCA82C250?
Yes, the TJA1042T,118 is backwards compatible with the PCA82C250 and PCA82C251 when used with a 5 V microcontroller, sharing identical SO8 pinout and functional mapping for TXD, RXD, STB, CANH, CANL, VCC, GND, and SPLIT (replacing the PCA82C250's Rs pin function). It improves upon legacy devices with enhanced EMC/ESD performance, lower standby current (10–15 μA vs. >100 μA), and built-in fail-safe features like undervoltage detection and time-out functions-requiring no PCB changes for drop-in replacement.
TJA1042T,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Transceiver
- Protocol:
- CANbus
- Number of Drivers/Receivers:
- 1/1
- Duplex:
- Half
- Receiver Hysteresis:
- 120 mV
- Data Rate:
- 5Mbps
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 150°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SO
TJA1042T,118 FAQ
1.How can I place an order for TJA1042T,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for TJA1042T,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TJA1042T,118 reliable?
The price and inventory of TJA1042T,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TJA1042T,118 is usually 5 days.
3.What payment methods are accepted for TJA1042T,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TJA1042T,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TJA1042T,118?
TJA1042T,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TJA1042T,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TJA1042T,118?
For technical support, including TJA1042T,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TJA1042T,118 requirements.
6.How does Aetrix verify that TJA1042T,118 is sourced from the original manufacturer or authorized distributors?
All TJA1042T,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TJA1042T,118 meets industry standards.
7.What is the process for return or replacement of TJA1042T,118?
All TJA1042T,118 units undergo pre-shipment inspection (PSI). If there is an issue with TJA1042T,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TJA1042T,118 part is unused and in its original packaging.
Return procedure for TJA1042T,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TJA1042T,118 Tags

-
ATA6561-GAQW-N
Microchip Technology

-
ATA6561-GBQW-N
Microchip Technology
-
AM26LS32ACDR
Texas Instruments

-
SP485CN-L/TR
MaxLinear, Inc.

-
SP485EN-L/TR
MaxLinear, Inc.

-
SP485EEN-L/TR
MaxLinear, Inc.

-
SP485ECN-L/TR
MaxLinear, Inc.

-
THVD1400DR
Texas Instruments
-
AM26C31IDR
Texas Instruments

-
TLIN1021ADRQ1
Texas Instruments
-
MAX232IDR
Texas Instruments
-
AM26C32IDR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

