NXP Semiconductors TJA1042T/1J
- Part No.:
- TJA1042T/1J
- Manufacturer:
- NXP Semiconductors
- Category:
- Drivers, Receivers, Transceivers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TJA1042T/1J.pdf
- Description:
- IC TRANSCEIVER HALF 1/1 8SO
- Quantity:
- Payment:

- Shipping:

Inventory:8,750
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TJA1042T/1J from NXP Semiconductors is a high-speed CAN transceiver compliant with ISO 11898-2:2016 and SAE J2284-1 to J2284-5, delivering differential transmit/receive capability for automotive HS-CAN networks. It operates at supply voltages from 4.5 V to 5.5 V, supports CAN FD fast-phase data rates up to 5 Mbit/s, and features a low-current Standby mode (10–15 μA) with bus wake-up capability - enabling power-sensitive ECUs in 12 V/24 V systems.
For engineers reviewing the TJA1042T/1J datasheet, TJA1042T/1J pinout, TJA1042T/1J application, or TJA1042T/1J equivalent, key selection criteria include its AEC-Q100 qualification, ±58 V bus fault tolerance, SPLIT pin for recessive-level stabilization, and SO8 package compatibility with legacy TJA1040 designs.
Technical Context
The TJA1042T/1J implements the physical layer of high-speed CAN per ISO 11898-2:2016, supporting both classical CAN and CAN FD fast phase up to 5 Mbit/s. Its differential receiver threshold (0.5–0.9 V) and hysteresis (50–200 mV) ensure robust noise immunity in automotive EMI environments, while internal slope control minimizes electromagnetic emission.
It operates in two modes: Normal mode (STB = LOW), where full TX/RX functionality is active with typical ICC = 5 mA (recessive) or 45 mA (dominant); and Standby mode (STB = HIGH), where only a low-power wake-up receiver remains active, drawing ≤15 μA and detecting dominant bus states longer than 0.5–3 μs via RXD.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage (VCC) | 4.5 V to 5.5 V - ensures stable operation across automotive battery fluctuations (cold-crank to load-dump). |
| Standby Current | 10–15 μA - enables ultra-low-power node sleep states without sacrificing bus wake-up responsiveness. |
| CAN FD Data Rate | Up to 5 Mbit/s - supports high-bandwidth firmware updates and sensor fusion in modern ADAS domains. |
| Bus Fault Tolerance | ±58 V on CANH/CANL - withstands load-dump transients and battery reverse-connection events per ISO 7637-2. |
| ESD Robustness | ±8 kV HBM on CANH/CANL - meets IEC 61000-4-2 Level 4 for reliable in-vehicle integration. |
| Operating Temperature | −40 °C to +150 °C - qualified for under-hood and transmission-control module placement. |
| AEC-Q100 Grade | Grade 0 - certified for automotive safety-critical applications requiring extended temperature reliability. |
Pinout & Package
Package: SO8 (SOT96-1), plastic small outline, 8-lead, 3.9 mm body width - compatible with standard PCB assembly and legacy TJA1040 footprints.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - TXD | Transmit Data Input | Digital input from MCU CAN controller; dominant time-out (0.3–5 ms) prevents bus lockup during firmware faults. |
| 2 - STB | Standby Mode Control | Active-HIGH input; forces low-power wake-up monitoring; internally pulled up to VIO for fail-safe floating-pin behavior. |
| 3 - GND | Ground Reference | Primary ground return for VCC and internal circuitry; must be connected to system ground plane for EMC compliance. |
| 4 - RXD | Receive Data Output | CMOS-compatible output reflecting bus state; drives MCU RX pin; asserts LOW on detected wake-up in Standby mode. |
| 5 - SPLIT | Common-Mode Stabilization Output | Outputs 0.5×VCC in Normal mode to stabilize recessive bus level using split termination; left open if unused. |
| 6 - CANL | CAN Bus Low Line | Differential analog terminal; ±58 V tolerant; connects directly to twisted-pair CAN bus with 120 Ω termination. |
| 7 - CANH | CAN Bus High Line | Differential analog terminal; ±58 V tolerant; pairs with CANL to form noise-immune differential signaling path. |
| 8 - VCC | Power Supply Input | Primary 4.5–5.5 V supply; undervoltage detection (3.5–4.5 V) triggers automatic Standby entry for brownout protection. |
Key Features
| Feature | Design Value |
|---|---|
| ISO 11898-2:2016 & SAE J2284 Compliance | Guarantees interoperability with all HS-CAN FD networks including automotive OEM architectures (e.g., BMW, VW, Ford). |
| SPLIT Pin for Recessive-Level Stabilization | Reduces common-mode noise and EME in networks with DC leakage (e.g., deactivated nodes), improving signal integrity at 5 Mbit/s. |
| Bus Wake-Up Filter (0.5–3 μs) | Rejects short glitches while reliably detecting valid dominant pulses - prevents false wake-ups in noisy vehicle environments. |
| TXD Dominant Time-Out (0.3–5 ms) | Automatically releases bus after prolonged TXD LOW, eliminating risk of network paralysis due to MCU lockup or software error. |
| Thermal Shutdown Protection | Disables drivers above 190 °C virtual junction temperature and re-enables only after cooling and TXD recessive recovery - avoids oscillation. |
Applications
| Body Control Module (BCM) | Advanced Driver Assistance Systems (ADAS) |
|---|---|
Use Scenario: Centralized vehicle lighting, door lock, and window control with periodic sleep/wake cycles. IC Role / Device Role / Timing Role: HS-CAN transceiver interfacing microcontroller to main CAN backbone; manages wake-on-bus activity during low-power standby. Use Value: 10–15 μA standby current extends battery life in parked vehicle scenarios; ±58 V bus tolerance ensures resilience against jump-start transients. | Use Scenario: Radar, camera, and ultrasonic sensor fusion nodes transmitting high-volume CAN FD data at 2–5 Mbit/s. IC Role / Device Role / Timing Role: Physical layer interface converting MCU CAN controller signals to differential bus levels with <100 ns propagation delay. Use Value: 5 Mbit/s CAN FD support enables real-time object tracking updates; SPLIT pin stabilizes recessive voltage for clean bit sampling at high data rates. |
| Electric Powertrain Control Unit | Instrument Cluster Display |
Use Scenario: Inverter, battery management, and motor control units exchanging torque, speed, and thermal status over HS-CAN. IC Role / Device Role / Timing Role: Fault-tolerant CAN interface with bus wake-up and undervoltage detection - critical for functional safety (ASIL-B capable systems). Use Value: AEC-Q100 Grade 0 qualification and −40 °C to +150 °C operation enable direct mounting near power electronics; ±8 kV ESD protects against assembly handling damage. | Use Scenario: Digital dashboard receiving vehicle speed, RPM, warning lights, and ADAS alerts from multiple ECUs. IC Role / Device Role / Timing Role: HS-CAN node transceiver providing deterministic latency (<250 ns TXD-to-RXD) for real-time display updates. Use Value: Tight timing symmetry (±40 ns) ensures accurate bit alignment across multi-source messages; SO8 footprint simplifies layout in space-constrained instrument panel PCBs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed CAN transceiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TJA1042T/3 | Same SO8 package and SPLIT pin; identical electrical specs; differs only in tape-and-reel packaging and traceability marking. | No functional difference; intended for automated SMT production with different reel configuration. | Select TJA1042T/1J for sample evaluation and prototyping; choose TJA1042T/3 for volume manufacturing with standard reel logistics. |
| TJA1042BT | Same SO8 package but replaces SPLIT with VIO pin; supports 3.3 V MCU I/O level translation; slightly shorter propagation delay (60–100 ns vs. 65–125 ns). | Required when interfacing with 3.3 V microcontrollers; not backward-compatible with 5 V-only TJA1040 layouts due to pin 5 function change. | Choose TJA1042BT only when VIO-level adaptation is needed; TJA1042T/1J remains optimal for 5 V MCU systems and legacy pinout compatibility. |
Compared with TJA1042T/3, the TJA1042T/1J offers identical performance and pinout but targets different logistics channels; versus TJA1042BT, it retains the SPLIT pin for recessive-level stabilization in 5 V systems - making it the preferred choice for cost-sensitive, thermally demanding, or legacy-compatible automotive nodes.
Availability
TJA1042T/1J is available at Aetrix Electronics and suitable for automotive body control modules, ADAS sensor nodes, electric powertrain controllers, and instrument cluster displays requiring stable component supply across long product lifecycles.
Supply support for TJA1042T/1J includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on automotive, industrial, IoT, and communication infrastructure solutions, with deep expertise in secure connectivity and embedded processing.
The TJA1042 series belongs to NXP's third-generation high-speed CAN transceiver portfolio, engineered specifically for automotive ECU designs requiring low-power standby, robust EMC/ESD performance, and seamless CAN FD migration from legacy CAN networks.
FAQ
What is the primary function of the SPLIT pin on the TJA1042T/1J?
The SPLIT pin on the TJA1042T/1J outputs 0.5×VCC in Normal mode to stabilize the recessive common-mode voltage on the CAN bus when used with a split termination network. This reduces electromagnetic emission in networks with DC leakage paths (e.g., from dormant ECUs) and improves signal integrity at high data rates like 5 Mbit/s CAN FD. In Standby mode or with VCC off, the SPLIT pin is floating and should be left unconnected if unused. The TJA1042T/1J uses this pin instead of VIO, distinguishing it from VIO-equipped variants.
Does the TJA1042T/1J support CAN FD, and what is its maximum data rate?
Yes, the TJA1042T/1J fully supports CAN FD according to ISO 11898-2:2016 and SAE J2284-1 to J2284-5, with guaranteed timing for data rates up to 5 Mbit/s in the fast phase. Its propagation delay (65–125 ns) and tight timing symmetry (±40 ns) ensure reliable bit sampling at these speeds. The transceiver does not implement protocol logic - it handles only the physical layer - so CAN FD frame handling depends on the connected microcontroller's CAN controller. The TJA1042T/1J maintains full compatibility with classical CAN (125 kbit/s to 1 Mbit/s) as well.
How does the TJA1042T/1J enter and exit Standby mode?
The TJA1042T/1J enters Standby mode when STB is driven HIGH, reducing supply current to 10–15 μA while enabling bus wake-up detection via RXD. It exits Standby mode only when STB is actively pulled LOW - even if a wake-up pulse is detected on the bus, the transceiver remains in Standby until STB transitions. This prevents unintended mode changes during transient bus activity. Additionally, undervoltage on VCC (below 3.5–4.5 V) forces automatic Standby entry, and recovery requires both VCC restoration and STB assertion. The TJA1042T/1J implements this behavior consistently across its operating temperature range.
What protection features does the TJA1042T/1J include for automotive environments?
The TJA1042T/1J integrates multiple automotive-grade protections: ±58 V fault tolerance on CANH/CANL pins per ISO 7637-2; ±8 kV HBM ESD robustness on bus lines; TXD dominant time-out (0.3–5 ms) to prevent bus lockup; bus dominant time-out in Standby mode (0.3–5 ms); undervoltage detection on VCC and VIO; and thermal shutdown at 190 °C. These features collectively ensure reliable operation during load dump, jump start, electrostatic discharge, MCU failure, and overheating - meeting AEC-Q100 Grade 0 requirements. The TJA1042T/1J delivers fail-safe behavior across all supply conditions without external components.
Is the TJA1042T/1J pin-compatible with earlier NXP CAN transceivers like the TJA1040?
Yes, the TJA1042T/1J is backwards compatible with the TJA1040 in 5 V microcontroller systems, sharing the same SO8 package, identical pinout (including SPLIT instead of VIO), and compatible voltage thresholds. It improves upon the TJA1040 with better EMC/ESD performance, lower standby current (15 μA vs. ~30 μA), and CAN FD timing support. No PCB redesign is required for drop-in replacement in existing TJA1040 layouts - the TJA1042T/1J maintains mechanical and electrical compatibility while adding functional enhancements. However, users should verify timing margins in high-speed CAN FD applications due to updated propagation characteristics.
TJA1042T/1J Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Transceiver
- Protocol:
- CANbus
- Number of Drivers/Receivers:
- 1/1
- Duplex:
- Half
- Receiver Hysteresis:
- 120 mV
- Data Rate:
- 5Mbps
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 150°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SO
TJA1042T/1J FAQ
1.How can I place an order for TJA1042T/1J through Aetrix?
Please submit a Request for Quotation (RFQ) for TJA1042T/1J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TJA1042T/1J reliable?
The price and inventory of TJA1042T/1J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TJA1042T/1J is usually 5 days.
3.What payment methods are accepted for TJA1042T/1J?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TJA1042T/1J transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TJA1042T/1J?
TJA1042T/1J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TJA1042T/1J order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TJA1042T/1J?
For technical support, including TJA1042T/1J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TJA1042T/1J requirements.
6.How does Aetrix verify that TJA1042T/1J is sourced from the original manufacturer or authorized distributors?
All TJA1042T/1J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TJA1042T/1J meets industry standards.
7.What is the process for return or replacement of TJA1042T/1J?
All TJA1042T/1J units undergo pre-shipment inspection (PSI). If there is an issue with TJA1042T/1J, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TJA1042T/1J part is unused and in its original packaging.
Return procedure for TJA1042T/1J:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TJA1042T/1J Tags

-
ATA6561-GAQW-N
Microchip Technology

-
ATA6561-GBQW-N
Microchip Technology
-
AM26LS32ACDR
Texas Instruments

-
SP485CN-L/TR
MaxLinear, Inc.

-
SP485EN-L/TR
MaxLinear, Inc.

-
SP485EEN-L/TR
MaxLinear, Inc.

-
SP485ECN-L/TR
MaxLinear, Inc.

-
THVD1400DR
Texas Instruments
-
AM26C31IDR
Texas Instruments

-
TLIN1021ADRQ1
Texas Instruments
-
MAX232IDR
Texas Instruments
-
AM26C32IDR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

