NXP Semiconductors TJA1042T/3/1J
- Part No.:
- TJA1042T/3/1J
- Manufacturer:
- NXP Semiconductors
- Category:
- Drivers, Receivers, Transceivers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TJA1042T/3/1J.pdf
- Description:
- IC TRANSCEIVER HALF 1/1 8SO
- Quantity:
- Payment:

- Shipping:

Inventory:8,638
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TJA1042T/3/1J from NXP Semiconductors is a high-speed CAN transceiver with Standby mode, implementing ISO 11898-2:2016 and SAE J2284-1 to -5 for CAN FD fast-phase operation up to 5 Mbit/s. It features VIO pin support for direct interfacing with 3.3 V microcontrollers, 10 μA Standby current, ±58 V bus fault protection, and AEC-Q100 qualification for automotive use in 12 V/24 V systems.
For engineers reviewing the TJA1042T/3/1J datasheet, TJA1042T/3/1J pinout, TJA1042T/3/1J application, or TJA1042T/3/1J equivalent, key selection criteria include VIO-supplied I/O level compatibility, bus wake-up timing (tfltr(wake)bus = 0.5–5 μs), differential receiver threshold (0.4–1.15 V), and SO8 package mechanical fit in space-constrained ECUs.
Technical Context
The TJA1042T/3/1J operates in Normal and Standby modes controlled by the STB pin: Normal mode enables full-duplex CAN FD communication with <250 ns TXD-to-RXD propagation delay, while Standby mode disables transmitter and main receiver blocks, retaining only a low-power wake-up detector powered by VIO. Its differential receiver includes hysteresis (50–200 mV) and undervoltage detection on both VCC (3.5–4.5 V) and VIO (1.3–2.7 V).
It integrates fail-safe functions including TXD dominant time-out (0.3–5 ms), bus dominant time-out in Standby (0.3–5 ms), and overtemperature shutdown at 190 °C. The VIO pin directly supplies the I/O level adapter and low-power receiver, enabling wake-up monitoring even when VCC is unpowered-critical for ultra-low-power vehicle body control modules.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage (VCC) | 4.5 V to 5.5 V - supports standard automotive 5 V rail with ±10 % tolerance |
| VIO supply range | 2.8 V to 5.5 V - enables direct interface with 3.3 V or 5 V microcontrollers without level shifters |
| Standby current | 5–14 μA - enables multi-year battery life in always-on vehicle nodes with CAN bus wake-up |
| CAN FD data rate | Up to 5 Mbit/s - meets ISO 11898-2:2016 fast-phase timing for high-bandwidth ECU diagnostics and ADAS data exchange |
| Bus fault protection | ±58 V on CANH/CANL - withstands load dump and jump-start transients in 12 V/24 V automotive systems |
| ESD immunity | ±8 kV HBM on CANH/CANL - exceeds IEC 61000-4-2 Level 4 for robustness in manufacturing and field environments |
| Operating temperature | −40 °C to +150 °C - qualified per AEC-Q100 Grade 0 for under-hood and powertrain applications |
Pinout & Package
Package: SO8 (SOT96-1), plastic small outline, 8 leads, 3.9 mm body width, lead pitch 1.27 mm.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 - TXD | Transmit data input | Digital input referenced to VIO; internal pull-up ensures safe HIGH state if left floating |
| 2 - GND | Ground supply | Primary ground reference for VCC and analog circuitry; must be connected to PCB ground plane |
| 3 - VCC | Supply voltage | 5 V main supply for transceiver core; undervoltage detection triggers Standby mode below 3.5 V |
| 4 - RXD | Receive data output | CMOS-compatible digital output referenced to VIO; reflects bus state after wake-up filter delay |
| 5 - VIO | I/O level adapter supply | Supplies TXD/RXD/STB logic levels and low-power receiver; enables wake-up monitoring when VCC is off |
| 6 - CANL | CAN bus low line | Analog bidirectional bus terminal; ±58 V fault tolerant; requires external 60 Ω termination |
| 7 - CANH | CAN bus high line | Analog bidirectional bus terminal; ±58 V fault tolerant; differential pair with CANL defines bus state |
| 8 - STB | Standby mode control | Active-HIGH digital input; internal pull-up ensures defined HIGH state; forces Standby when driven HIGH |
Key Features
| Feature | Design Value |
|---|---|
| VIO-supplied I/O level adaptation | Enables direct connection to 3.3 V microcontrollers without external level shifters, reducing BOM count and layout complexity |
| Bus wake-up capability in Standby | Low-power receiver remains active on VIO alone, detecting valid CAN activity with 0.5–5 μs filter window to prevent false wake-ups |
| TXD dominant time-out | Disables transmitter after 0.3–5 ms of continuous LOW TXD, preventing permanent bus dominance due to MCU lockup or firmware error |
| Differential receiver hysteresis | 50–200 mV noise margin prevents chatter on noisy automotive buses, ensuring reliable recessive-to-dominant transitions |
| AEC-Q100 Grade 0 qualification | Validated for −40 °C to +150 °C operation with thermal shutdown at 190 °C, supporting engine bay and transmission control applications |
Applications
| Body Control Module (BCM) | Advanced Driver Assistance Systems (ADAS) |
|---|---|
Use Scenario: Centralized vehicle body electronics managing door locks, lighting, and window controls via HS-CAN network. IC Role / Device Role / Timing Role: Physical layer transceiver translating MCU CAN controller signals to differential bus signaling with wake-up on incoming CAN frames. Use Value: 5–14 μA Standby current extends battery life during vehicle sleep; VIO-powered wake-up allows instant response to remote key fob commands without waking entire ECU. | Use Scenario: Radar and camera fusion ECU requiring high-speed CAN FD for real-time sensor data aggregation and actuator coordination. IC Role / Device Role / Timing Role: High-integrity physical layer interface supporting 5 Mbit/s CAN FD fast phase for low-latency diagnostic and control messaging. Use Value: ±58 V bus fault tolerance ensures uninterrupted operation during load dump events; short propagation delay (<250 ns) maintains timing integrity across distributed ADAS nodes. |
| Powertrain Control Unit (PCU) | Electric Vehicle Battery Management System (BMS) |
Use Scenario: Engine or transmission control unit communicating with other powertrain nodes in harsh under-hood environments. IC Role / Device Role / Timing Role: Robust CAN transceiver with AEC-Q100 Grade 0 rating and thermal shutdown at 190 °C for sustained high-temperature reliability. Use Value: −40 °C to +150 °C operating range and ±8 kV ESD immunity ensure stable communication in extreme thermal and electrical conditions near combustion engines. | Use Scenario: Modular BMS cell controller communicating pack-level telemetry and safety status over isolated CAN bus. IC Role / Device Role / Timing Role: Isolation boundary transceiver providing galvanic separation between high-voltage battery domain and low-voltage MCU domain. Use Value: VIO pin allows independent 3.3 V logic supply while CAN bus remains active, enabling precise low-power monitoring of battery state during vehicle standby. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar CAN transceiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TCAN1042HDRBR | No VIO pin; fixed 5 V I/O levels; higher typical Standby current (15 μA vs. 5–14 μA) | Suitable for 5 V-only systems; lacks VIO flexibility for mixed-voltage designs | Select when cost sensitivity outweighs need for 3.3 V MCU compatibility and lowest possible Standby current |
| TJA1057T/3 | Higher bus fault tolerance (±70 V); no SPLIT/VIO variants; identical SO8 footprint and pinout | Better suited for commercial vehicle 24 V systems with severe transients; same software interface | Choose for enhanced ruggedness in heavy-duty applications where ±70 V bus protection is mandated |
Compared with TCAN1042HDRBR and TJA1057T/3, the TJA1042T/3/1J uniquely balances VIO-based 3.3 V MCU compatibility, ultra-low Standby current, and AEC-Q100 Grade 0 qualification in a standard SO8 package-making it optimal for next-generation automotive ECUs requiring flexible voltage domains and extended battery-off endurance.
Availability
TJA1042T/3/1J is available at Aetrix Electronics and suitable for automotive body control, ADAS domain controllers, powertrain ECUs, and EV battery management systems requiring stable component supply across long product lifecycles.
Supply support for TJA1042T/3/1J includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in automotive-grade analog and mixed-signal ICs.
The TJA1042 series belongs to NXP's third-generation high-speed CAN transceiver family, designed specifically for automotive HS-CAN networks requiring low-power Standby operation, bus wake-up, and compliance with ISO 11898-2:2016 and SAE J2284 standards.
FAQ
What is the function of the VIO pin on the TJA1042T/3/1J?
The VIO pin on the TJA1042T/3/1J supplies the I/O level adapter and low-power wake-up receiver, enabling direct interfacing with 3.3 V microcontrollers and allowing bus activity monitoring even when VCC is unpowered. It sets TXD, RXD, and STB logic thresholds to match the MCU's supply, eliminating external level shifters. VIO operates from 2.8 V to 5.5 V and includes undervoltage detection (1.3–2.7 V) that disengages the transceiver from the bus if violated. This functionality is confirmed in Table 3 and Section 7.3.2 of the official datasheet.
Does the TJA1042T/3/1J support CAN FD operation at 5 Mbit/s?
Yes, the TJA1042T/3/1J fully supports CAN FD fast-phase operation up to 5 Mbit/s as specified in ISO 11898-2:2016 and SAE J2284-1 to -5. Its timing parameters-including td(TXD-busdom) ≤ 100 ns and td(busrec-RXD) ≤ 155 ns-are guaranteed across the full operating temperature range (−40 °C to +150 °C) and supply conditions. These characteristics enable reliable high-speed communication in modern automotive networks such as ADAS and domain controllers, where low latency and deterministic timing are critical for the TJA1042T/3/1J.
How does the Standby mode wake-up mechanism work on the TJA1042T/3/1J?
In Standby mode, the TJA1042T/3/1J disables its main transmitter and receiver but keeps a low-power differential receiver active, powered solely by VIO. This receiver monitors CANH/CANL for dominant states lasting longer than tfltr(wake)bus (0.5–5 μs), then asserts LOW on RXD to signal wake-up. The host MCU must then drive STB LOW to exit Standby. This design ensures minimal current draw (5–14 μA) while maintaining responsiveness to valid bus traffic-essential for battery-sensitive automotive modules using the TJA1042T/3/1J.
What protection features does the TJA1042T/3/1J include against automotive electrical threats?
The TJA1042T/3/1J includes ±58 V bus fault protection on CANH/CANL, ±8 kV HBM ESD immunity, undervoltage detection on VCC (3.5–4.5 V) and VIO (1.3–2.7 V), TXD dominant time-out (0.3–5 ms), bus dominant time-out in Standby (0.3–5 ms), and thermal shutdown at 190 °C. These protections are validated per AEC-Q100 Rev-G and automotive transient standards (ISO 7637, IEC 62228-3), ensuring robust operation during load dump, jump-start, and ESD events-key reliability requirements for the TJA1042T/3/1J in production vehicles.
Is the TJA1042T/3/1J pin-compatible with legacy CAN transceivers like the PCA82C251?
No, the TJA1042T/3/1J is not pin-compatible with the PCA82C251. While it provides functional backward compatibility in system behavior (e.g., same bus signaling and protocol support), its pinout differs: PCA82C251 uses RXD on pin 4 and TXD on pin 1, but the TJA1042T/3/1J places VIO on pin 5 instead of SPLIT (as in TJA1042T) or NC. Migration requires PCB layout revision. However, the TJA1042T/3/1J is pin-compatible with other TJA1042 variants in SO8 package (e.g., TJA1042T/3), making it a drop-in replacement within the same family.
TJA1042T/3/1J Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Transceiver
- Protocol:
- CANbus
- Number of Drivers/Receivers:
- 1/1
- Duplex:
- Half
- Receiver Hysteresis:
- 120 mV
- Data Rate:
- 5Mbps
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 150°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SO
TJA1042T/3/1J FAQ
1.How can I place an order for TJA1042T/3/1J through Aetrix?
Please submit a Request for Quotation (RFQ) for TJA1042T/3/1J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TJA1042T/3/1J reliable?
The price and inventory of TJA1042T/3/1J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TJA1042T/3/1J is usually 5 days.
3.What payment methods are accepted for TJA1042T/3/1J?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TJA1042T/3/1J transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TJA1042T/3/1J?
TJA1042T/3/1J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TJA1042T/3/1J order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TJA1042T/3/1J?
For technical support, including TJA1042T/3/1J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TJA1042T/3/1J requirements.
6.How does Aetrix verify that TJA1042T/3/1J is sourced from the original manufacturer or authorized distributors?
All TJA1042T/3/1J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TJA1042T/3/1J meets industry standards.
7.What is the process for return or replacement of TJA1042T/3/1J?
All TJA1042T/3/1J units undergo pre-shipment inspection (PSI). If there is an issue with TJA1042T/3/1J, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TJA1042T/3/1J part is unused and in its original packaging.
Return procedure for TJA1042T/3/1J:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TJA1042T/3/1J Tags

-
ATA6561-GAQW-N
Microchip Technology

-
ATA6561-GBQW-N
Microchip Technology
-
AM26LS32ACDR
Texas Instruments

-
SP485CN-L/TR
MaxLinear, Inc.

-
SP485EN-L/TR
MaxLinear, Inc.

-
SP485EEN-L/TR
MaxLinear, Inc.

-
SP485ECN-L/TR
MaxLinear, Inc.

-
THVD1400DR
Texas Instruments
-
AM26C31IDR
Texas Instruments

-
TLIN1021ADRQ1
Texas Instruments
-
MAX232IDR
Texas Instruments
-
AM26C32IDR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

