NXP Semiconductors TJA1042TK/3,118
- Part No.:
- TJA1042TK/3,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Drivers, Receivers, Transceivers
- Package:
- 8-VDFN Exposed Pad
- Datasheet:
-
TJA1042TK/3,118.pdf
- Description:
- IC TRANSCEIVER HALF 1/1 8HVSON
- Quantity:
- Payment:

- Shipping:

Inventory:8,613
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TJA1042TK/3,118 from NXP Semiconductors is a high-speed CAN transceiver with Standby mode, implementing ISO 11898-2:2016 and SAE J2284-1 to J2284-5 for CAN FD fast-phase operation up to 5 Mbit/s. It features VIO pin for direct 3.3 V microcontroller interfacing, 10–15 μA Standby current, ±58 V bus fault tolerance, and AEC-Q100 qualification for automotive body control modules.
For engineers reviewing the TJA1042TK/3,118 datasheet, TJA1042TK/3,118 pinout, TJA1042TK/3,118 application, or TJA1042TK/3,118 equivalent, this page delivers verified electrical parameters, HVSON8 package details, fail-safe timing behavior (e.g., 0.3–5 ms TXD dominant time-out), bus wake-up filter (0.5–5 μs), and real-world design implications for low-power automotive node integration.
Technical Context
The TJA1042TK/3,118 operates in Normal and Standby modes controlled by STB pin, with Standby mode enabling bus wake-up detection using only VIO supply while drawing ≤14 μA. Its differential receiver remains active in Standby, filtering bus activity via tfltr(wake)bus (0.5–5 μs) to avoid false triggers.
It implements slope-controlled drivers compliant with EMC standards IEC 62228-3 and SAE J2962-2, supports 12 V/24 V systems, and provides undervoltage detection on both VCC (3.5–4.5 V threshold) and VIO (1.3–2.7 V threshold) to ensure predictable fail-safe disengagement from the bus.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage (VCC) | 4.5–5.5 V - ensures compatibility with standard automotive 5 V rails and stable operation across battery fluctuations. |
| VIO supply range | 2.8–5.5 V - enables direct interface with 3.3 V or 5 V microcontrollers without level shifters. |
| Standby current | 5–14 μA - enables ultra-low-power node sleep states with CAN bus wake-up capability. |
| Bus fault tolerance | ±58 V on CANH/CANL - protects against load dump, jump-start, and inductive switching transients in 12 V/24 V vehicles. |
| CAN FD data rate | Up to 5 Mbit/s - supports high-bandwidth diagnostics, OTA updates, and ADAS sensor fusion in modern ECUs. |
| TXD dominant time-out | 0.3–5 ms - prevents permanent bus dominance due to MCU lockup or firmware error, ensuring network resilience. |
| ESD robustness | ±8 kV HBM on CANH/CANL - meets stringent automotive ESD immunity requirements per IEC 61000-4-2. |
Pinout & Package
HVSON8 package (SOT782-1): 3.0 mm × 3.0 mm × 0.85 mm, leadless thermal-enhanced outline with exposed center pad for improved thermal dissipation (Rth(j-a) = 53 K/W) and AOI-friendly solder joint inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - TXD | Transmit data input | Digital input accepting 3.3 V/5 V logic; internal pull-up to VIO prevents floating during power-up or reset. |
| 2 - GND | Ground supply | Die ground reference; must be soldered to PCB ground plane; exposed center pad enhances thermal/electrical performance. |
| 3 - VCC | Main supply voltage | 5 V rail input; undervoltage detection (3.5–4.5 V) forces Standby mode if dropped below threshold. |
| 4 - RXD | Receive data output | CMOS-compatible output reflecting bus state; drives HIGH/LOW based on differential bus voltage with 50–120 mV hysteresis. |
| 5 - VIO | I/O level adapter supply | Supplies logic-level reference for TXD/RXD/STB pins; enables 3.3 V MCU interfacing and powers low-power Standby-mode receiver. |
| 6 - CANL | CAN bus low line | Analog I/O terminal; withstands ±58 V faults; biased to ~2.5 V in recessive state when paired with CANH. |
| 7 - CANH | CAN bus high line | Analog I/O terminal; differential pair partner to CANL; outputs 2.75–4.5 V dominant, -50–+50 mV recessive. |
| 8 - STB | Standby mode control | Active-HIGH input; pulls HIGH via internal VIO-connected pull-up; forces Standby when asserted, enabling wake-on-bus. |
Key Features
| Feature | Design Value |
|---|---|
| VIO-supplied logic interface | Enables direct connection to 3.3 V microcontrollers without external level shifters, reducing BOM count and layout complexity. |
| Fail-safe undervoltage detection | Independent VCC and VIO monitoring ensures safe bus disengagement during brown-out or partial power loss, preventing undefined bus states. |
| Bus wake-up filter | Configurable 0.5–5 μs filter on RXD in Standby mode rejects noise spikes while reliably detecting valid CAN wake frames. |
| Thermal shutdown protection | Disables drivers at 190 °C virtual junction temperature and re-enables only after cooling and TXD recessive recovery, preventing latch-up. |
| TXD dominant time-out | Hardware timer (0.3–5 ms) releases bus automatically if TXD stays LOW, eliminating need for software watchdog supervision. |
Applications
| Body Control Module (BCM) | Advanced Driver Assistance Systems (ADAS) Sensor Hub |
|---|---|
Use Scenario: Centralized vehicle subsystem managing door locks, lighting, and window controls via HS-CAN. IC Role / Device Role / Timing Role: Physical layer transceiver translating MCU CAN controller signals to differential bus waveforms with <250 ns propagation delay. Use Value: Enables reliable communication at 500 kbit/s–2 Mbit/s while maintaining <15 μA standby current for always-on intrusion detection. | Use Scenario: Aggregating radar, camera, and ultrasonic sensor data over CAN FD for real-time fusion processing. IC Role / Device Role / Timing Role: High-integrity physical layer interface supporting 5 Mbit/s CAN FD fast phase with precise timing symmetry (Δtrec ≤ ±40 ns). Use Value: Delivers deterministic latency and bus fault resilience (±58 V) required for safety-critical ADAS domain controllers. |
| Electric Power Steering (EPS) ECU | Onboard Diagnostic (OBD-II) Interface |
Use Scenario: Real-time torque and angle feedback loop between steering column and EPS motor controller. IC Role / Device Role / Timing Role: Low-jitter CAN transceiver with <115 ns bus recessive delay ensuring sub-100 μs control loop response. Use Value: Meets ASIL-B timing constraints via guaranteed propagation delay and fail-safe bus disengagement on VCC undervoltage. | Use Scenario: Diagnostic port connecting service tools to multiple ECUs for emissions, calibration, and fault code retrieval. IC Role / Device Role / Timing Role: Robust physical layer device with ±8 kV ESD protection and SAE J1939-14 compliance for workshop environments. Use Value: Ensures interoperability with standardized diagnostic tools while surviving repeated hot-plug and ESD events in service bays. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed CAN transceiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP2551-I/P | Lacks VIO pin, fixed 5 V I/O; no Standby mode; higher ICC (25 mA typical); no TXD time-out or bus wake-up filter. | Suitable only for legacy 5 V systems without low-power requirements; not AEC-Q100 qualified. | Select only for cost-sensitive non-automotive designs where 5 V-only interface and no sleep mode are acceptable. |
| TJA1043T/3 | Same HVSON8 package and pinout; adds Silent Mode (TXD disabled while RXD active); identical VIO, standby current, and fault tolerance. | Better suited for nodes requiring continuous bus monitoring without transmission (e.g., gateway sniffing, intrusion detection). | Choose TJA1043T/3 when Silent Mode functionality is needed; otherwise TJA1042TK/3,118 offers optimal balance of cost and feature set. |
Compared with MCP2551-I/P, TJA1042TK/3,118 delivers automotive-grade reliability, 100× lower standby current, and integrated fail-safes; versus TJA1043T/3, it omits Silent Mode but retains identical power efficiency and bus wake-up capability-making it ideal for standard transmit/receive ECU nodes.
Availability
TJA1042TK/3,118 is available at Aetrix Electronics and suitable for automotive body control modules, ADAS sensor hubs, electric power steering ECUs, and OBD-II diagnostic interfaces requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for TJA1042TK/3,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in CAN protocol stacks and automotive-grade analog front-ends.
The TJA1042 product line was designed specifically for next-generation automotive HS-CAN networks requiring ultra-low-power Standby operation, enhanced EMC/ESD robustness, and seamless integration with mixed-voltage microcontrollers.
FAQ
What is the function of the VIO pin on the TJA1042TK/3,118?
The VIO pin on the TJA1042TK/3,118 supplies the I/O level reference for TXD, RXD, and STB pins, enabling direct interfacing with 3.3 V microcontrollers without external level shifters. It also powers the low-power differential receiver in Standby mode, allowing bus wake-up detection even when VCC is off. The VIO operating range is 2.8–5.5 V, and undervoltage detection (1.3–2.7 V) ensures safe disengagement if VIO drops too low. This pin is exclusive to TJA1042TK/3,118 and other VIO variants-not present on SPLIT-pin versions like TJA1042T.
How does the TJA1042TK/3,118 enter and exit Standby mode?
The TJA1042TK/3,118 enters Standby mode when STB is driven HIGH, reducing supply current to ≤14 μA while keeping the low-power receiver active for bus wake-up detection. Exit requires two conditions: STB must be pulled LOW *and* VCC must be above its undervoltage threshold (3.5–4.5 V). If VCC recovers first, the device remains in Standby until STB transitions; if STB goes LOW before VCC stabilizes, the transceiver waits for VCC to rise. RXD reflects wake-up events as LOW pulses, but Normal mode activation is gated by STB state and VCC validity-ensuring deterministic, fail-safe behavior.
What is the significance of the TXD dominant time-out function in the TJA1042TK/3,118?
The TXD dominant time-out function in the TJA1042TK/3,118 is a hardware safety mechanism that disables the transmitter if TXD remains LOW longer than 0.3–5 ms, forcing the bus back to recessive. This prevents a locked-up MCU or faulty firmware from holding the bus dominant indefinitely-blocking all network communication. The timer resets automatically when TXD goes HIGH, and its minimum value (0.3 ms) complies with ISO 11898-2:2016 for legacy compatibility, while the upper bound (5 ms) ensures robustness against transient noise. This eliminates reliance on software watchdogs and enhances system-level fault containment.
Does the TJA1042TK/3,118 support CAN FD, and what are its timing guarantees?
Yes, the TJA1042TK/3,118 fully supports CAN FD fast-phase operation up to 5 Mbit/s, complying with ISO 11898-2:2016 and SAE J2284-1 to J2284-5. Its timing is guaranteed across temperature and voltage: td(TXD-busdom) is 65–100 ns, td(busrec-RXD) is 65–155 ns, and receiver timing symmetry Δtrec is ±40 ns at 500 ns bit time. These values enable reliable high-speed communication in large network topologies and meet strict timing budgets for ADAS and powertrain applications. Propagation delay consistency ensures deterministic latency critical for closed-loop control systems.
What package type and thermal characteristics apply to the TJA1042TK/3,118?
The TJA1042TK/3,118 uses the HVSON8 package (SOT782-1): 3.0 mm × 3.0 mm × 0.85 mm, leadless with an exposed center pad. Its thermal resistance from junction to ambient (Rth(j-a)) is 53 K/W under free-air conditions-significantly lower than SO8 alternatives (92 K/W)-enabling higher power density and sustained operation at +125 °C ambient. The exposed pad must be soldered to PCB ground for optimal thermal and electrical performance. This package also supports automated optical inspection (AOI), improving manufacturing yield in high-volume automotive production.
TJA1042TK/3,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 8-VDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Transceiver
- Protocol:
- CANbus
- Number of Drivers/Receivers:
- 1/1
- Duplex:
- Half
- Receiver Hysteresis:
- 120 mV
- Data Rate:
- 5Mbps
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 150°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSON (3x3)
TJA1042TK/3,118 FAQ
1.How can I place an order for TJA1042TK/3,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for TJA1042TK/3,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TJA1042TK/3,118 reliable?
The price and inventory of TJA1042TK/3,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TJA1042TK/3,118 is usually 5 days.
3.What payment methods are accepted for TJA1042TK/3,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TJA1042TK/3,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TJA1042TK/3,118?
TJA1042TK/3,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TJA1042TK/3,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TJA1042TK/3,118?
For technical support, including TJA1042TK/3,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TJA1042TK/3,118 requirements.
6.How does Aetrix verify that TJA1042TK/3,118 is sourced from the original manufacturer or authorized distributors?
All TJA1042TK/3,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TJA1042TK/3,118 meets industry standards.
7.What is the process for return or replacement of TJA1042TK/3,118?
All TJA1042TK/3,118 units undergo pre-shipment inspection (PSI). If there is an issue with TJA1042TK/3,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TJA1042TK/3,118 part is unused and in its original packaging.
Return procedure for TJA1042TK/3,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TJA1042TK/3,118 Tags

-
ATA6561-GAQW-N
Microchip Technology

-
ATA6561-GBQW-N
Microchip Technology
-
AM26LS32ACDR
Texas Instruments

-
SP485CN-L/TR
MaxLinear, Inc.

-
SP485EN-L/TR
MaxLinear, Inc.

-
SP485EEN-L/TR
MaxLinear, Inc.

-
SP485ECN-L/TR
MaxLinear, Inc.

-
THVD1400DR
Texas Instruments
-
AM26C31IDR
Texas Instruments

-
TLIN1021ADRQ1
Texas Instruments
-
MAX232IDR
Texas Instruments
-
AM26C32IDR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

