NXP Semiconductors TJA1042TK/3/1J
- Part No.:
- TJA1042TK/3/1J
- Manufacturer:
- NXP Semiconductors
- Category:
- Drivers, Receivers, Transceivers
- Package:
- 8-VDFN Exposed Pad
- Datasheet:
-
TJA1042TK/3/1J.pdf
- Description:
- IC TRANSCEIVER HALF 1/1 8HVSON
- Quantity:
- Payment:

- Shipping:

Inventory:12,084
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TJA1042TK/3/1J from NXP Semiconductors is a high-speed CAN FD transceiver with Standby mode, designed for automotive 12 V/24 V systems. It implements ISO 11898-2:2016 and SAE J2284-1–5, supports data rates up to 5 Mbit/s, features VIO pin for 3.3 V microcontroller interfacing, and delivers 10 μA standby current with bus wake-up capability - used in body control modules requiring low-power network monitoring.
For engineers reviewing the TJA1042TK/3/1J datasheet, TJA1042TK/3/1J pinout, TJA1042TK/3/1J application, or TJA1042TK/3/1J equivalent, this page provides verified electrical parameters, HVSON8 package details, fail-safe timing behavior, and AEC-Q100-compliant automotive deployment guidance.
Technical Context
The TJA1042TK/3/1J operates in Normal and Standby modes controlled by the STB pin, with automatic bus wake-up detection via a low-power differential receiver powered by VIO. Its TXD dominant time-out (0.3–5 ms) and bus dominant time-out (0.3–5 ms in Standby) prevent network lockup during controller faults.
This variant uses pin 5 as VIO (not SPLIT), enabling direct I/O level adaptation for 3.3 V microcontrollers; it exhibits 65–250 ns propagation delay (TXD-to-RXD), ±58 V bus fault tolerance, and ±8 kV ESD protection on CANH/CANL - all validated under AEC-Q100 Grade 1 conditions (−40 °C to +125 °C ambient).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage (VCC) | 4.5 V to 5.5 V - compatible with standard automotive 5 V rail; undervoltage detection triggers Standby at 3.5–4.5 V. |
| VIO supply range | 2.8 V to 5.5 V - enables direct interface with 3.3 V or 5 V microcontrollers without level shifters. |
| Standby current | 5–14 μA - allows continuous bus monitoring while minimizing system power draw in sleep states. |
| CAN FD data rate | Up to 5 Mbit/s - meets ISO 11898-2:2016 fast-phase requirements for modern ADAS and gateway applications. |
| Bus fault tolerance | ±58 V on CANH/CANL - withstands load dump and jump-start transients in 12 V/24 V vehicle architectures. |
| ESD protection | ±8 kV HBM on CANH/CANL - exceeds IEC 61000-4-2 requirements for robust EMC in harsh automotive environments. |
| Operating temperature | −40 °C to +150 °C virtual junction - qualified per AEC-Q100 Grade 0 for under-hood and battery management use. |
Pinout & Package
HVSON8 package (3.0 mm × 3.0 mm × 0.85 mm), thermally enhanced leadless construction with exposed center pad for improved heat dissipation and AOI compatibility.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - TXD | Transmit data input | Digital input accepting microcontroller TX signal; includes dominant time-out to prevent bus lock. |
| 2 - GND | Ground supply | Die supply ground; must be soldered to PCB ground; exposed pad also requires grounding for thermal/electrical performance. |
| 3 - VCC | Main supply voltage | 5 V nominal supply; powers transmitter, normal-mode receiver, and internal logic; undervoltage detection disables outputs below 3.5 V. |
| 4 - RXD | Receive data output | CMOS-compatible digital output reflecting bus state; active during Normal mode and wake-up detection in Standby. |
| 5 - VIO | I/O level adapter supply | Supplies TXD/RXD/STB logic levels and low-power receiver; enables 3.3 V MCU interfacing and Standby-mode bus monitoring when VCC is off. |
| 6 - CANL | CAN bus low line | Analog bidirectional bus terminal; ±58 V fault tolerant; internally biased to ground in Standby mode. |
| 7 - CANH | CAN bus high line | Analog bidirectional bus terminal; ±58 V fault tolerant; differential output voltage symmetry maintained within ±400 mV. |
| 8 - STB | Standby mode control | Active-high digital input; HIGH forces Standby; internal pull-up to VIO ensures safe default state if left floating. |
Key Features
| Feature | Design Value |
|---|---|
| VIO-supplied low-power receiver | Enables bus wake-up detection even when VCC is unpowered - critical for ultra-low-power ECU sleep states. |
| TXD dominant time-out | Prevents permanent bus dominance due to MCU hang; timeout configurable between 0.3 ms and 5 ms per ISO 11898-2. |
| Bus dominant time-out in Standby | Rejects false wake-ups caused by shorted bus lines; resets RXD after 0.3–5 ms of sustained dominant state. |
| Undervoltage detection on VCC and VIO | Ensures fail-safe disengagement: VCC UV locks transceiver in Standby; VIO UV fully disconnects from bus (high-ohmic). |
| Thermal shutdown protection | Disables drivers above 190 °C virtual junction temperature and re-enables only after cooling and recessive TXD state. |
Applications
| Body Control Module (BCM) | Advanced Driver Assistance Systems (ADAS) Camera Node |
|---|---|
Use Scenario: Centralized vehicle lighting, door lock, and window control with periodic CAN bus polling during ignition-off. IC Role / Device Role / Timing Role: HS-CAN physical layer transceiver managing bidirectional communication between BCM MCU and CAN backbone. Use Value: 10 μA Standby current and VIO-powered wake-up enable responsive entry/exit functions without draining battery. |
Use Scenario: Front-facing camera ECU transmitting video metadata and diagnostics over CAN FD to domain controller. IC Role / Device Role / Timing Role: High-integrity CAN FD transceiver supporting 2–5 Mbit/s fast-phase bursts with precise timing symmetry (±40 ns). Use Value: 5 Mbit/s capability and ±58 V bus tolerance ensure reliable operation amid EMI from radar and powertrain systems. |
| Electric Power Steering (EPS) ECU | Battery Management System (BMS) Gateway |
Use Scenario: Real-time torque feedback and motor control commands exchanged between EPS MCU and steering actuator. IC Role / Device Role / Timing Role: Fail-safe CAN transceiver with TXD time-out and bus dominant time-out to prevent command lockout during MCU faults. Use Value: Dominant time-out (0.3–5 ms) and thermal shutdown (190 °C) protect against runaway bus states and under-hood overheating. |
Use Scenario: Aggregating cell voltage/temperature data from multiple BMS slave nodes onto high-speed CAN FD backbone. IC Role / Device Role / Timing Role: Automotive-grade CAN FD interface with AEC-Q100 qualification and ±8 kV ESD protection for industrial battery packs. Use Value: VIO pin allows direct connection to 3.3 V BMS master MCU; HVSON8 package supports compact, thermally efficient layout. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed CAN transceiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TJA1042T/3 | SO8 package; no VIO pin (VIO internally tied to VCC); SPLIT pin instead of VIO; higher standby current (10–15 μA). | Designed for legacy 5 V MCU interfaces; lacks 3.3 V compatibility and VIO-powered wake-up capability. | Select TJA1042T/3 only when board layout uses SO8 and MCU operates at 5 V with no requirement for VIO-level flexibility. |
| MCP2562FD-H/SN | Microchip device; supports CAN FD up to 8 Mbit/s; 3.3 V only; no VIO pin; different pinout and timing (td(TXD-busdom) = 60–120 ns). | Targeted at non-automotive industrial CAN FD networks; not AEC-Q100 qualified; lacks bus wake-up in Standby mode. | Choose MCP2562FD-H/SN for cost-sensitive industrial designs needing >5 Mbit/s but not requiring automotive qualification or VIO-based wake-up. |
Compared with TJA1042T/3 and MCP2562FD-H/SN, the TJA1042TK/3/1J uniquely combines AEC-Q100 Grade 0 qualification, HVSON8 thermal performance, VIO-enabled 3.3 V MCU interoperability, and guaranteed bus wake-up capability - making it the only option meeting full automotive gateway and ECU low-power requirements.
Availability
TJA1042TK/3/1J is available at Aetrix Electronics and suitable for automotive body control modules, ADAS camera nodes, electric power steering ECUs, and battery management system gateways requiring stable component supply across extended product lifecycles.
Supply support for TJA1042TK/3/1J includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on automotive, industrial, and IoT applications, with deep expertise in secure connectivity and embedded processing.
The TJA1042 series is part of NXP's automotive CAN transceiver portfolio, engineered specifically for robust, low-power, AEC-Q100-qualified HS-CAN and CAN FD communication in safety-critical vehicle subsystems.
FAQ
What is the function of the VIO pin on the TJA1042TK/3/1J?
The VIO pin on the TJA1042TK/3/1J supplies the I/O level adapter circuitry, setting the logic thresholds for TXD, RXD, and STB pins to match the microcontroller's supply voltage (2.8 V to 5.5 V). It also powers the low-power differential receiver in Standby mode, enabling bus wake-up detection even when VCC is unpowered - a key capability confirmed in the TJA1042TK/3/1J datasheet Section 7.3.2.
Does the TJA1042TK/3/1J support CAN FD data rates up to 5 Mbit/s?
Yes, the TJA1042TK/3/1J fully implements the CAN FD physical layer per ISO 11898-2:2016 and SAE J2284-1 to -5, with timing guaranteed for data rates up to 5 Mbit/s in the fast phase. This is validated in Table 8 (Dynamic Characteristics) and Section 1, where propagation delays and bit timing margins are specified for 200 ns and 500 ns TXD bit widths - confirming reliable operation at 5 Mbit/s.
What is the standby current consumption of the TJA1042TK/3/1J?
The TJA1042TK/3/1J draws 5–14 μA in Standby mode when VTXD = VIO, as specified in Table 7 (Static Characteristics). This ultra-low quiescent current enables long-term bus monitoring in automotive sleep states without excessive battery drain - a value measured under defined test conditions (VCC = 4.5–5.5 V, VIO = 2.8–5.5 V, Tvj = −40 °C to +150 °C).
Is the TJA1042TK/3/1J AEC-Q100 qualified?
Yes, the TJA1042TK/3/1J is qualified per AEC-Q100 Rev-G, including stress testing for temperature cycling, humidity, and ESD. Section 13.1 explicitly states qualification "in accordance with the Automotive Electronics Council (AEC) standard Q100 Rev-G", and the device is rated for Grade 0 (−40 °C to +150 °C virtual junction temperature), making it suitable for under-hood and safety-critical automotive applications.
How does the TXD dominant time-out function protect the CAN network?
The TXD dominant time-out function disables the transmitter if TXD remains LOW longer than 0.3–5 ms, releasing the bus to recessive state. This prevents software/hardware failures from locking the CAN bus in dominant state - blocking all node communication. The feature is implemented in silicon and documented in Section 7.2.1, with timeout values compliant with both ISO 11898-2:2016 and SAE J2284 standards.
TJA1042TK/3/1J Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 8-VDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Transceiver
- Protocol:
- CANbus
- Number of Drivers/Receivers:
- 1/1
- Duplex:
- Half
- Receiver Hysteresis:
- 120 mV
- Data Rate:
- 5Mbps
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 150°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSON (3x3)
TJA1042TK/3/1J FAQ
1.How can I place an order for TJA1042TK/3/1J through Aetrix?
Please submit a Request for Quotation (RFQ) for TJA1042TK/3/1J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TJA1042TK/3/1J reliable?
The price and inventory of TJA1042TK/3/1J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TJA1042TK/3/1J is usually 5 days.
3.What payment methods are accepted for TJA1042TK/3/1J?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TJA1042TK/3/1J transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TJA1042TK/3/1J?
TJA1042TK/3/1J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TJA1042TK/3/1J order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TJA1042TK/3/1J?
For technical support, including TJA1042TK/3/1J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TJA1042TK/3/1J requirements.
6.How does Aetrix verify that TJA1042TK/3/1J is sourced from the original manufacturer or authorized distributors?
All TJA1042TK/3/1J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TJA1042TK/3/1J meets industry standards.
7.What is the process for return or replacement of TJA1042TK/3/1J?
All TJA1042TK/3/1J units undergo pre-shipment inspection (PSI). If there is an issue with TJA1042TK/3/1J, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TJA1042TK/3/1J part is unused and in its original packaging.
Return procedure for TJA1042TK/3/1J:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TJA1042TK/3/1J Tags

-
ATA6561-GAQW-N
Microchip Technology

-
ATA6561-GBQW-N
Microchip Technology
-
AM26LS32ACDR
Texas Instruments

-
SP485CN-L/TR
MaxLinear, Inc.

-
SP485EN-L/TR
MaxLinear, Inc.

-
SP485EEN-L/TR
MaxLinear, Inc.

-
SP485ECN-L/TR
MaxLinear, Inc.

-
THVD1400DR
Texas Instruments
-
AM26C31IDR
Texas Instruments

-
TLIN1021ADRQ1
Texas Instruments
-
MAX232IDR
Texas Instruments
-
AM26C32IDR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

