My Inquiry
My Account
NXP Semiconductors TJA1043T,118
- Part No.:
- TJA1043T,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Drivers, Receivers, Transceivers
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TJA1043T,118.pdf
- Description:
- IC TRANSCEIVER HALF 1/1 14SO
- Quantity:
- Payment:
- Shipping:
Inventory:12,923
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TJA1043T,118 from NXP Semiconductors is a high-speed CAN transceiver implementing ISO 11898-2:2016 and SAE J2284-1 to -5 for automotive networks, supporting CAN FD fast-phase data rates up to 5 Mbit/s. It provides differential transmit/receive capability between a CAN protocol controller and the physical two-wire bus, features VIO-level adaptability (3 V to 5 V), SPLIT pin for recessive bus stabilization, and operates in 12 V/24 V systems.
For engineers reviewing the TJA1043T,118 datasheet, TJA1043T,118 pinout, TJA1043T,118 application, or TJA1043T,118 equivalent, this page delivers verified operating modes (Normal, Listen-only, Standby, Go-to-Sleep, Sleep), low-power management with wake-up source recognition, bus fault diagnostics (short-circuit, dominant clamping, thermal), and AEC-Q100 qualification for automotive reliability.
Technical Context
The TJA1043T,118 implements a fully compliant CAN physical layer with loop-delay symmetry optimized for stable 5 Mbit/s CAN FD communication. Its dual-supply architecture separates VCC (transceiver core), VIO (I/O level adaptation), and VBAT (battery monitoring) domains, enabling independent undervoltage detection on each rail (Vuvd(VCC): 3.0–4.3 V; Vuvd(VIO): 0.8–2.5 V; Vuvd(VBAT): 3.0–4.3 V).
Five operating modes are controlled via STB_N (active LOW) and EN pins, with diagnostic flag access through ERR_N (active LOW). Internal flags-including UVNOM, UVBAT, Pwon, Wake, and Bus failure-are conditionally visible on ERR_N depending on mode, supporting robust system-level diagnosis without external logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Compliance | ISO 11898-2:2016 and SAE J2284-1 to -5 - ensures interoperability in modern automotive CAN FD networks. |
| Data Rate | Up to 5 Mbit/s in CAN FD fast phase - enables high-bandwidth ECUs like ADAS controllers and domain gateways. |
| VIO Range | 2.8 V to 5.5 V - allows direct interface with 3 V or 5 V microcontrollers without level shifters. |
| Standby/Sleep Current | 0.75 µA typical - minimizes battery drain in always-on vehicle modules (e.g., body control units). |
| ESD Robustness | ±8 kV HBM/IEC 61000-4-2 on CANH/CANL - meets stringent automotive EMC requirements. |
| Bus Fault Protection | ±58 V on CANH/CANL - withstands load dump and jump-start transients in 12 V/24 V systems. |
| AEC-Q100 Grade | Qualified per AEC-Q100 - validated for automotive temperature range (−40 °C to +150 °C virtual junction). |
Pinout & Package
Package: SO14 (SOT108-1), plastic small outline, 14 leads, 3.9 mm body width.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| TXD | Transmit data input | Accepts dominant/recessive logic from MCU; triggers internal transmitter with timeout protection. |
| GND | Ground supply | Reference for VCC, VIO, and analog bus circuitry; must be connected to PCB ground plane. |
| VCC | Transceiver supply voltage | Core supply (4.5–5.5 V); undervoltage detection initiates Sleep mode if <3.5 V sustained. |
| RXD | Receive data output | CMOS-level digital output reflecting bus state; active during Normal and Listen-only modes. |
| VIO | I/O level adapter supply | Sets logic thresholds for TXD, RXD, STB_N, EN, ERR_N - enables 3 V/5 V MCU compatibility. |
| EN | Enable control input | Active HIGH; controls entry into Normal/Listen-only modes when STB_N is HIGH. |
| INH | Inhibit output | Active HIGH; drives external regulators; floats in Sleep mode to cut auxiliary power. |
| ERR_N | Error and power-on indication | Active LOW open-drain output; multiplexes 7 internal flags (UVNOM, Wake, Bus failure, etc.) by mode. |
| WAKE | Local wake-up input | Detects edge transitions; enables wake-up source recognition and avoids spurious activation. |
| VBAT | Battery supply voltage | Monitors vehicle battery (4.5–40 V); undervoltage detection disengages bus (zero load) in Standby. |
| SPLIT | Common-mode stabilization output | Outputs 0.5×VCC in Normal/Listen-only modes; stabilizes recessive bus level in split-termination networks. |
| CANL | LOW-level CAN bus line | Differential bus terminal; rated for −58 V to +58 V; integrated protection against transients and ESD. |
| CANH | HIGH-level CAN bus line | Differential bus terminal; paired with CANL; supports common-mode voltage range up to ±12 V. |
| STB_N | Standby control input | Active LOW; selects Standby/Go-to-Sleep/Sleep modes; LOW-to-HIGH clears UVNOM flag. |
Key Features
| Feature | Design Value |
|---|---|
| Loop-delay symmetry | Enables reliable 5 Mbit/s CAN FD fast-phase timing without external delay compensation. |
| SPLIT pin with 0.5×VCC output | Stabilizes recessive bus voltage in networks with DC leakage, reducing EME in multi-node systems. |
| Wake-up source recognition | Distinguishes local (WAKE pin) vs. remote (bus pattern) wake events - critical for ECU power-state debugging. |
| TXD dominant time-out | Disables transmitter after >4 µs dominant TXD - prevents network lock-up due to MCU firmware hang. |
| Bus line short-circuit diagnosis | Detects CANH/CANL shorts to VBAT, VCC, or GND over four dominant-recessive cycles - enables fail-safe shutdown. |
| Thermal protection with diagnosis | Shuts down transmitter above +150 °C junction temperature; sets Local failure flag for controller recovery. |
Applications
| Body Control Module (BCM) | Advanced Driver Assistance Systems (ADAS) |
|---|---|
Use Scenario: Centralized vehicle subsystem managing door locks, lighting, and climate via CAN FD backbone. IC Role / Device Role / Timing Role: CAN transceiver interfacing 5 V microcontroller to high-speed CAN FD bus; SPLIT pin stabilizes bus during sleep/wake transitions. Use Value: Ultra-low standby current (0.75 µA) extends battery life in parked vehicle mode; AEC-Q100 qualification ensures reliability across temperature extremes. |
Use Scenario: Radar and camera ECU requiring deterministic 5 Mbit/s communication for sensor fusion data. IC Role / Device Role / Timing Role: Physical layer interface enabling precise loop-delay symmetry for sub-microsecond timing alignment in CAN FD fast phase. Use Value: Supports real-time ADAS messaging with guaranteed 5 Mbit/s throughput and bus-failure diagnostics for functional safety compliance. |
| Powertrain Control Unit (PCU) | Electric Vehicle Battery Management System (BMS) |
Use Scenario: Engine/transmission controller communicating torque commands and status over CAN FD. IC Role / Device Role / Timing Role: High-immunity transceiver with ±58 V bus tolerance, handling load-dump transients during ignition cycling. Use Value: Integrated VBAT monitoring and UVBAT flag enable graceful degradation during battery voltage sag - no bus disturbance. |
Use Scenario: BMS node monitoring cell voltages and thermal sensors across 400 V battery packs. IC Role / Device Role / Timing Role: Isolated CAN interface (via external isolator) using TJA1043T,118's VIO-adapted I/O for 3.3 V MCU compatibility. Use Value: Listen-only mode allows non-intrusive bus monitoring during firmware updates; ERR_N flag reporting enables predictive maintenance alerts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed CAN transceiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP2562FD-H/SO | Supports same 5 Mbit/s CAN FD but lacks SPLIT pin and VBAT monitoring; only VDD/VIO supplies. | No battery-supply diagnostics or zero-load bus disengagement - unsuitable for always-on modules requiring VBAT-aware power management. | Select when cost-sensitive designs omit battery-state awareness and use simpler power architecture. |
| TJA1057T/3/1 | Third-generation NXP transceiver with identical pinout and feature set, but rated for extended temperature (−40 °C to +175 °C) and higher VBAT (up to 65 V). | Targeted at under-hood applications (e.g., turbocharger control) where ambient exceeds 150 °C junction limit of TJA1043T,118. | Choose for extreme-temperature environments; otherwise, TJA1043T,118 offers optimal balance of features and cost for cabin/interior ECUs. |
Compared with MCP2562FD-H/SO, TJA1043T,118 adds VBAT monitoring, SPLIT stabilization, and wake-up source recognition - essential for automotive always-on nodes. Against TJA1057T/3/1, it trades extended temperature and voltage rating for lower cost and proven maturity in interior module designs.
Availability
TJA1043T,118 is available at Aetrix Electronics and suitable for automotive body electronics, ADAS domain controllers, powertrain ECUs, and electric vehicle battery management systems requiring stable component supply across long production lifecycles.
Supply support for TJA1043T,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in automotive-grade analog and mixed-signal ICs.
The TJA1043T,118 belongs to NXP's third-generation high-speed CAN transceiver family, engineered specifically for automotive networks demanding ultra-low quiescent current, robust EMC/ESD performance, and comprehensive diagnostic capabilities.
FAQ
What is the maximum CAN FD data rate supported by the TJA1043T,118?
The TJA1043T,118 supports reliable communication at up to 5 Mbit/s in the CAN FD fast phase, enabled by its loop-delay symmetry design and compliance with ISO 11898-2:2016. This performance is verified across the full operating temperature range and requires proper PCB layout with matched trace lengths for CANH and CANL. The TJA1043T,118 achieves this without external timing components or calibration.
How does the TJA1043T,118 handle undervoltage conditions on VCC, VIO, and VBAT?
The TJA1043T,118 implements independent undervoltage detection on all three supply rails: Vuvd(VCC) = 3.0–4.3 V, Vuvd(VIO) = 0.8–2.5 V, and Vuvd(VBAT) = 3.0–4.3 V. When VCC or VIO drops below threshold, the UVNOM flag sets and the device enters Sleep mode to prevent bus disturbance. If VBAT falls below threshold, the UVBAT flag sets and the transceiver disengages from the bus (zero load). All flags are accessible via ERR_N.
Can the TJA1043T,118 interface directly with a 3.3 V microcontroller?
Yes, the TJA1043T,118 supports direct interfacing with 3.3 V microcontrollers via its VIO pin, which accepts 2.8 V to 5.5 V. When VIO = 3.3 V, the logic thresholds for TXD, RXD, STB_N, EN, and ERR_N automatically adapt - eliminating need for external level shifters. Input/output drive strengths remain compatible, and VIH/VIL specifications ensure noise margin compliance at 3.3 V operation.
What diagnostic functions does the TJA1043T,118 provide through the ERR_N pin?
The ERR_N pin on the TJA1043T,118 is an active-LOW multiplexed diagnostic output that reflects seven internal flags: UVNOM (VCC/VIO undervoltage), UVBAT (battery undervoltage), Pwon (power-on), Wake (local/remote wake event), Bus failure (CANH/CANL short), Local failure (TXD timeout, thermal, etc.), and Wake-up source. Which flag appears depends on operating mode and is documented in Table 5 of the datasheet - enabling comprehensive system-level fault logging without additional hardware.
Is the TJA1043T,118 pin-compatible with earlier NXP CAN transceivers like the TJA1041A?
No, the TJA1043T,118 is not pin-compatible with the TJA1041A. While both are high-speed CAN transceivers, the TJA1043T,118 introduces new pins including WAKE (local wake-up input), INH (inhibit output), and SPLIT (common-mode stabilization), and reassigns functionality on several existing pins. The pin count remains 14, but the pinout differs - requiring PCB layout revision when upgrading from TJA1041A to TJA1043T,118.
TJA1043T,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Transceiver
- Protocol:
- CANbus
- Number of Drivers/Receivers:
- 1/1
- Duplex:
- Half
- Receiver Hysteresis:
- 120 mV
- Data Rate:
- 5Mbps
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 150°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SO
TJA1043T,118 FAQ
1.How can I place an order for TJA1043T,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for TJA1043T,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TJA1043T,118 reliable?
The price and inventory of TJA1043T,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TJA1043T,118 is usually 5 days.
3.What payment methods are accepted for TJA1043T,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TJA1043T,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TJA1043T,118?
TJA1043T,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TJA1043T,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TJA1043T,118?
For technical support, including TJA1043T,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TJA1043T,118 requirements.
6.How does Aetrix verify that TJA1043T,118 is sourced from the original manufacturer or authorized distributors?
All TJA1043T,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TJA1043T,118 meets industry standards.
7.What is the process for return or replacement of TJA1043T,118?
All TJA1043T,118 units undergo pre-shipment inspection (PSI). If there is an issue with TJA1043T,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TJA1043T,118 part is unused and in its original packaging.
Return procedure for TJA1043T,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TJA1043T,118 Tags
-
ATA6561-GAQW-N
Microchip Technology
-
ATA6561-GBQW-N
Microchip Technology
-
AM26LS32ACDR
Texas Instruments
-
SP485CN-L/TR
MaxLinear, Inc.
-
SP485EN-L/TR
MaxLinear, Inc.
-
SP485EEN-L/TR
MaxLinear, Inc.
-
SP485ECN-L/TR
MaxLinear, Inc.
-
THVD1400DR
Texas Instruments
-
AM26C31IDR
Texas Instruments
-
TLIN1021ADRQ1
Texas Instruments
-
MAX232IDR
Texas Instruments
-
AM26C32IDR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
