My Inquiry
My Account
NXP Semiconductors TJA1043TK/1Y
- Part No.:
- TJA1043TK/1Y
- Manufacturer:
- NXP Semiconductors
- Category:
- Drivers, Receivers, Transceivers
- Package:
- 14-VDFN Exposed Pad
- Datasheet:
-
TJA1043TK/1Y.pdf
- Description:
- IC TRANSCEIVER HALF 1/1 14HVSON
- Quantity:
- Payment:
- Shipping:
Inventory:4,651
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TJA1043TK/1Y from NXP Semiconductors is a high-speed CAN FD transceiver compliant with ISO 11898-2:2016 and SAE J2284-1 to J2284-5, supporting data rates up to 5 Mbit/s in the fast phase. It provides differential transmit/receive capability between a CAN protocol controller and the physical two-wire bus, features VIO-level adaptability (3 V to 5 V), integrated SPLIT output for recessive bus stabilization, and operates in automotive 12 V/24 V systems.
For engineers reviewing the TJA1043TK/1Y datasheet, TJA1043TK/1Y pinout, TJA1043TK/1Y application, or TJA1043TK/1Y equivalent, this page delivers verified operating modes (Normal, Listen-only, Standby, Go-to-Sleep, Sleep), bus fault diagnostics (short-circuit, dominant clamping, thermal), wake-up source recognition, and AEC-Q100 qualification - all critical for automotive ECU and body control module design.
Technical Context
The TJA1043TK/1Y implements a fully integrated CAN physical layer with loop-delay symmetry optimized for reliable 5 Mbit/s CAN FD fast-phase operation. Its dual-supply architecture separates VCC (transceiver core), VIO (I/O level adaptation), and VBAT (battery monitoring) domains, enabling independent undervoltage detection on each rail (Vuvd(VCC): 3.0–4.3 V; Vuvd(VIO): 0.8–2.5 V; Vuvd(VBAT): 3.0–4.3 V) and predictable behavior across supply transitions.
It supports five distinct operating modes controlled by STB_N and EN pins, with diagnostic flag reporting via ERR_N (UVNOM, UVBAT, Pwon, Wake, Bus failure, Local failure). Internal protection includes TXD dominant time-out (tto(dom)TXD ≥ 25 µs), TXD-to-RXD short-circuit handling, overtemperature shutdown, and ±58 V bus pin tolerance - all validated per IEC 61000-4-2 (±8 kV ESD) and AEC-Q100.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Bus Data Rate | Up to 5 Mbit/s in CAN FD fast phase - enables high-bandwidth firmware updates and sensor fusion in modern ECUs. |
| Supply Voltages | VCC = 4.5–5.5 V; VIO = 2.8–5.5 V; VBAT = 4.5–40 V - supports direct interfacing with 3 V/5 V MCUs and robust battery monitoring in 12 V/24 V vehicles. |
| Quiescent Current | 0.75 µA typical in Standby/Sleep mode - extends battery life in always-on vehicle networks (e.g., gateway modules). |
| ESD Robustness | ±8 kV HBM & IEC 61000-4-2 on CANH/CANL - meets stringent automotive EMC requirements without external protection. |
| Bus Voltage Range | CANH/CANL withstand ±58 V - survives load dump and jump-start transients in automotive environments. |
| Operating Temperature | −40 °C to +150 °C virtual junction temperature - qualified for under-hood and powertrain applications. |
| AEC-Q100 Grade | Qualified per AEC-Q100 Rev-G - certified for automotive production use with zero defects in reliability stress testing. |
Pinout & Package
HVSON14 package (3.0 mm × 4.5 mm × 0.85 mm), leadless thermal-enhanced outline with exposed center pad soldered to PCB ground for optimal thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| TXD | Transmit data input | Accepts dominant/recessive logic from MCU; triggers internal driver with slope control to minimize EME. |
| GND | Ground supply | Primary ground reference for transceiver core; exposed pad must be soldered to board ground for thermal management. |
| VCC | Transceiver supply voltage | Powers internal analog/digital circuitry; undervoltage detection (3.0–4.3 V) forces Sleep mode to prevent bus disturbance. |
| RXD | Receive data output | Delivers decoded CAN bus state to MCU; remains HIGH during remote wake-up pattern reception. |
| VIO | I/O level adaptation supply | Sets logic thresholds for TXD, RXD, STB_N, EN, ERR_N - enables direct interface with 3 V or 5 V microcontrollers. |
| EN | Enable control input | Active-HIGH; combined with STB_N to select Normal, Listen-only, Standby, Go-to-Sleep, or Sleep mode. |
| INH | Inhibit output | Active-HIGH signal to switch external voltage regulators; floats in Sleep mode to disable auxiliary supplies. |
| ERR_N | Error/power-on indication | Active-LOW open-drain output; multiplexes seven internal flags (UVNOM, Wake, Bus failure, etc.) per operating mode. |
| WAKE | Local wake-up input | Detects LOW-to-HIGH or HIGH-to-LOW transitions; internal bias follows pin state after twake delay to minimize current. |
| VBAT | Battery supply voltage | Monitors vehicle battery; undervoltage detection (3.0–4.3 V) triggers Standby mode and bus disengagement (zero load). |
| SPLIT | Common-mode stabilization | Outputs 0.5×VCC in Normal/Listen-only modes; stabilizes recessive bus level in networks with DC leakage (e.g., deactivated nodes). |
| CANL | LOW-level CAN bus line | Terminated at 60 Ω; forms differential pair with CANH; withstands −58 V to +58 V including transients. |
| CANH | HIGH-level CAN bus line | Terminated at 60 Ω; forms differential pair with CANL; same transient rating as CANL. |
| STB_N | Standby control input | Active-LOW; initiates Standby mode and controls mode transitions; LOW-to-HIGH clears UVNOM flag. |
Key Features
| Feature | Design Value |
|---|---|
| Loop-delay symmetry | Enables stable 5 Mbit/s CAN FD fast-phase communication without timing margin loss across temperature and voltage. |
| SPLIT output with 0.5×VCC | Reduces electromagnetic emission in multi-node networks by stabilizing recessive common-mode voltage amid node leakage. |
| Wake-up source recognition | Distinguishes local (WAKE pin) vs. remote (bus pattern) wake events via dedicated flag, enabling precise power-state recovery. |
| TXD dominant time-out | Disables transmitter after ≥25 µs dominant TXD - prevents network lock-up due to MCU software/hardware faults. |
| Bus line short-circuit diagnosis | Detects CANH/CANL shorts to VBAT, VCC, or GND during four consecutive TXD dominant cycles - reports via ERR_N in Normal mode. |
| Cold start diagnosis | Flags first battery connection via Pwon flag - ensures consistent system initialization after battery replacement or disconnect. |
Applications
| Body Control Module (BCM) | Advanced Driver Assistance Systems (ADAS) Sensor Hub |
|---|---|
|
Use Scenario: Centralized control of door locks, lighting, wipers, and climate functions in modern vehicles. IC Role / Device Role / Timing Role: CAN FD transceiver bridging MCU to high-speed CAN backbone; handles firmware updates and real-time actuator commands. Use Value: Low-power Standby/Sleep modes (<0.75 µA) maintain network availability during ignition-off; SPLIT output suppresses EME in densely wired cabin harnesses. |
Use Scenario: Aggregating radar, camera, and ultrasonic sensor data for collision avoidance and lane-keeping systems. IC Role / Device Role / Timing Role: High-integrity physical layer interface ensuring deterministic 5 Mbit/s data delivery from sensors to domain controller. Use Value: ±58 V bus tolerance and ±8 kV ESD withstand protect against harsh ECU environments; loop-delay symmetry guarantees timing compliance at full speed. |
| Electric Powertrain Gateway | Automotive Diagnostic Interface (OBD-II) |
|
Use Scenario: Bridging high-voltage battery management, motor control, and infotainment networks in EVs. IC Role / Device Role / Timing Role: Isolated CAN FD node enabling secure, high-throughput communication between safety-critical and non-safety domains. Use Value: AEC-Q100 qualification and −40 °C to +150 °C operation ensure reliability in under-hood locations; VBAT monitoring detects battery faults before system failure. |
Use Scenario: Real-time vehicle diagnostics and reprogramming via standardized OBD-II port using CAN FD protocols. IC Role / Device Role / Timing Role: Robust physical layer transceiver supporting UDS and DoIP over CAN FD at 2–5 Mbit/s for rapid flash programming. Use Value: Listen-only mode allows non-intrusive bus monitoring during diagnostics; ERR_N flag reporting enables automated fault isolation in service tools. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed CAN FD transceiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP2562FD-E/P | Supports 8 Mbit/s CAN FD; lacks SPLIT pin and VBAT monitoring; only VDD/VIO supplies; no cold-start diagnosis. | Targeted at industrial CAN FD nodes where automotive-grade VBAT supervision and bus stabilization are not required. | Select when maximum data rate >5 Mbit/s is needed and AEC-Q100 qualification is optional. |
| SN65HVD256DR | Legacy 1 Mbit/s CAN transceiver; no CAN FD support; no low-power modes below 100 µA; no ERR_N diagnostic flag reporting. | Suitable for cost-sensitive legacy automotive modules with basic CAN 2.0B requirements only. | Choose only for backward compatibility in non-FD designs where power and diagnostics are secondary. |
Compared with MCP2562FD-E/P and SN65HVD256DR, the TJA1043TK/1Y uniquely combines AEC-Q100 qualification, sub-µA standby current, integrated SPLIT stabilization, and comprehensive bus/system diagnostics - making it the only option meeting full automotive CAN FD gateway and ECU requirements.
Availability
TJA1043TK/1Y is available at Aetrix Electronics and suitable for automotive body control modules, ADAS sensor hubs, and electric powertrain gateways requiring stable component supply, long-term lifecycle assurance, and AEC-Q100-compliant sourcing.
Supply support for TJA1043TK/1Y includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in automotive, industrial, and IoT solutions, with deep expertise in secure connectivity and embedded processing.
The TJA1043TK/1Y belongs to NXP's third-generation high-speed CAN transceiver family, engineered specifically for automotive CAN FD networks demanding ultra-low power, robust diagnostics, and seamless integration with 3 V/5 V microcontrollers.
FAQ
What is the maximum CAN FD data rate supported by the TJA1043TK/1Y?
The TJA1043TK/1Y supports data rates up to 5 Mbit/s in the CAN FD fast phase, enabled by its loop-delay symmetry timing and ISO 11898-2:2016 compliance. This is confirmed in the official NXP datasheet Rev. 6 (2017), Section 2.1. The TJA1043TK/1Y does not support rates beyond 5 Mbit/s, and operation above this limit is not characterized or guaranteed.
Does the TJA1043TK/1Y require external termination resistors on the CAN bus?
Yes, the TJA1043TK/1Y requires an external 60 Ω termination resistor between CANH and CANL at each bus end, as specified in ISO 11898-2:2016. The transceiver itself contains no internal termination; its driver and receiver are designed for use with standard split-termination networks, especially when leveraging the SPLIT pin for recessive-level stabilization.
How does the TJA1043TK/1Y handle undervoltage conditions on VCC, VIO, and VBAT?
The TJA1043TK/1Y implements independent undervoltage detection on all three supplies: Vuvd(VCC) = 3.0–4.3 V, Vuvd(VIO) = 0.8–2.5 V, and Vuvd(VBAT) = 3.0–4.3 V. Detection triggers specific responses - UVNOM sets Sleep mode, UVBAT enters Standby and disengages the bus, and Pwon flags cold-start events. These behaviors are fully documented in Sections 7.2.1–7.2.3 of the TJA1043TK/1Y datasheet.
Can the TJA1043TK/1Y operate with a 3.3 V microcontroller?
Yes, the TJA1043TK/1Y supports direct interfacing with 3.3 V microcontrollers via its VIO pin, which accepts 2.8 V to 5.5 V. When VIO = 3.3 V, logic thresholds for TXD, RXD, STB_N, EN, and ERR_N align to 3.3 V I/O levels - eliminating level-shifters. This is explicitly stated in Section 2.1 ("VIO input allows for direct interfacing with 3 V and 5 V microcontrollers") and Table 8 of the datasheet.
What diagnostic functions are reported through the ERR_N pin of the TJA1043TK/1Y?
The ERR_N pin of the TJA1043TK/1Y multiplexes seven internal diagnostic flags: UVNOM (VCC/VIO undervoltage), UVBAT (battery undervoltage), Pwon (power-on), Wake (local/remote wake request), Bus failure (CANH/CANL short), and Local failure (TXD timeout, TXD-RXD short, bus clamping, overtemperature). Which flag appears depends on operating mode and is detailed in Table 5 of the TJA1043TK/1Y datasheet.
TJA1043TK/1Y Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 14-VDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Transceiver
- Protocol:
- CANbus
- Number of Drivers/Receivers:
- 1/1
- Duplex:
- Half
- Receiver Hysteresis:
- 120 mV
- Data Rate:
- 5Mbps
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 150°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-HVSON (3x4.5)
TJA1043TK/1Y FAQ
1.How can I place an order for TJA1043TK/1Y through Aetrix?
Please submit a Request for Quotation (RFQ) for TJA1043TK/1Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TJA1043TK/1Y reliable?
The price and inventory of TJA1043TK/1Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TJA1043TK/1Y is usually 5 days.
3.What payment methods are accepted for TJA1043TK/1Y?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TJA1043TK/1Y transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TJA1043TK/1Y?
TJA1043TK/1Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TJA1043TK/1Y order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TJA1043TK/1Y?
For technical support, including TJA1043TK/1Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TJA1043TK/1Y requirements.
6.How does Aetrix verify that TJA1043TK/1Y is sourced from the original manufacturer or authorized distributors?
All TJA1043TK/1Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TJA1043TK/1Y meets industry standards.
7.What is the process for return or replacement of TJA1043TK/1Y?
All TJA1043TK/1Y units undergo pre-shipment inspection (PSI). If there is an issue with TJA1043TK/1Y, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TJA1043TK/1Y part is unused and in its original packaging.
Return procedure for TJA1043TK/1Y:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TJA1043TK/1Y Tags
-
ATA6561-GAQW-N
Microchip Technology
-
ATA6561-GBQW-N
Microchip Technology
-
AM26LS32ACDR
Texas Instruments
-
SP485CN-L/TR
MaxLinear, Inc.
-
SP485EN-L/TR
MaxLinear, Inc.
-
SP485EEN-L/TR
MaxLinear, Inc.
-
SP485ECN-L/TR
MaxLinear, Inc.
-
THVD1400DR
Texas Instruments
-
AM26C31IDR
Texas Instruments
-
TLIN1021ADRQ1
Texas Instruments
-
MAX232IDR
Texas Instruments
-
AM26C32IDR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
