Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Interface > Specialized

NXP Semiconductors TJA1080ATS/2/T,112

Name: TJA1080ATS/2/T,112
Brand: NXP Semiconductors
SKU: TJA1080ATS/2/T,112
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TJA1080ATS/2/T,112

Manufacturer:: NXP Semiconductors

Category:: Specialized

Package:: 20-SSOP (0.209", 5.30mm Width)

Datasheet:: TJA1080ATS/2/T,112.pdf

Description:: IC INTERFACE SPECIALIZED 20SSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,299

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TJA1080ATS/2/T,112 from NXP Semiconductors is a FlexRay transceiver compliant with FlexRay V2.1 Rev. A and supporting V3.0.1 features, operating at data rates up to 10 Mbit/s with 60 ns minimum bit time. It serves as the physical layer interface between FlexRay protocol controllers and differential bus lines (BP/BM), enabling both node and active star topologies in automotive domain controllers and chassis control units.

For engineers reviewing the TJA1080ATS/2/T,112 datasheet, TJA1080ATS/2/T,112 pinout, TJA1080ATS/2/T,112 application, or TJA1080ATS/2/T,112 equivalent, key selection considerations include its dual-mode topology support (node/star), integrated bus guardian interface, auto I/O level adaptation to VIO (2.2 V–5.25 V), fail-silent undervoltage behavior, and diagnostic capability via ERRN and RXEN pins.

Technical Context

The TJA1080ATS/2/T,112 implements a dual-configuration state machine: in node mode, operation is controlled by EN and STBN pins with five defined modes (Normal, Receive-only, Standby, Go-to-sleep, Sleep); in star mode, autonomous transitions occur among Star-idle, Star-transmit, Star-receive, Star-standby, Star-sleep, and Star-locked states based on activity detection on TXEN, TRXD0/TRXD1, and bus lines.

It integrates dedicated hardware for bus error detection (short-circuit, overtemperature, undervoltage on VBAT/VCC/VIO), wake-up source recognition (local via WAKE pin, remote via dedicated frames), and instant shut-down via BGE pin. Its differential transmitter drives BP/BM with ±1.5 V common-mode range, while the low-power receiver supports idle/activity detection with configurable timeouts (tdet(act)(bus), tdet(idle)(TXEN)).

Key Specifications

Parameter	Value and Actual Design Meaning
Data rate	Up to 10 Mbit/s - enables high-speed deterministic communication for safety-critical ADAS and powertrain networks.
Minimum bit time	60 ns - supports precise timing alignment required for time-triggered FlexRay frame scheduling.
Supply voltage ranges	VBAT: 6.5 V–60 V; VCC/VBUF: 4.75 V–5.25 V; VIO: 2.2 V–5.25 V - ensures compatibility with 14 V and 42 V automotive systems and host controller I/O levels.
ESD protection	8 kV HBM on bus pins - provides robust immunity against electrostatic discharge during assembly and field operation.
Bus fault tolerance	Short-circuit proof to battery (14 V/42 V) and ground - maintains safe fail-silent behavior under wiring faults.
Low-power modes	Sleep current < 10 µA; Standby current < 30 µA - extends battery life in always-on vehicle domains without compromising wake-up responsiveness.
Diagnostic interface	ERRN open-drain output with serial diagnostic flag encoding - enables microcontroller readout of overtemperature, undervoltage, and bus failure conditions without additional SPI/I²C overhead.

Pinout & Package

Package: SSOP20 (SOT339-1), plastic shrink small outline package; 20 leads; body width 5.3 mm.

Pin/Terminal	Circuit Role	Design Meaning
BP / BM	Differential bus output/input	Active drive of FlexRay physical bus; ±1.5 V common-mode range ensures EMI resilience in unshielded cable environments.
TXD	Transmit data input	Asynchronous digital input accepting protocol controller output; internal pull-down ensures defined state when unconnected.
RXD	Receive data output	CMOS-level output reflecting bus state after differential receiver processing; gated by RXEN for activity-aware power management.
TXEN	Transmitter enable input	Active-low control enabling/disabling bus driver; used for bus guardian coordination and star-mode transmit arbitration.
BGE	Bus guardian enable input	Hardware-enforced transmitter disable when LOW; prevents unauthorized bus access in safety-critical configurations.
ERRN	Error diagnosis output	Open-drain signal asserting LOW on overtemperature, short-circuit, or undervoltage - directly readable by MCU GPIO with pull-up.
TRXD0 / TRXD1	Inner star data I/O	Configurable bidirectional interface for active star topology; latched at power-on to determine node vs. star configuration.
WAKE	Local wake-up input	Dedicated pin with programmable pull-up/pull-down; detects analog wake patterns independent of bus activity or power mode.
STBN	Standby mode input	Active-low entry into low-power standby; initiates wake flag setting and inhibits transmitter while preserving bus monitoring capability.
VIO	I/O supply voltage	Adapts logic level thresholds to host controller voltage (2.2 V–5.25 V), eliminating external level shifters in mixed-voltage designs.

Key Features

Feature	Design Value
FlexRay V2.1 Rev. A + V3.0.1 support	Full compliance with electrical physical layer specification plus enhanced bus error detection and 60 ns bit time - ensures interoperability across legacy and next-gen FlexRay networks.
Topology flexibility (node/star)	Single device supports both linear passive bus and active star architectures via TRXD0/TRXD1 pin strapping at power-on - reduces BOM count and design complexity.
Fail-silent undervoltage response	Automatic transmitter disable and bus line passive behavior when VBAT, VCC, or VIO drops below operating range - meets ASIL-B functional safety requirements.
Auto I/O level adaptation	VIO pin dynamically configures RXD/TXD voltage thresholds to match host controller supply - eliminates need for external level translation in multi-voltage ECUs.
Dual wake-up capability	Supports local (WAKE pin) and remote (dedicated data frames) wake sources with wake flag indication - enables selective subsystem activation without full network wake.
Integrated bus guardian interface	BGE and TXEN pins provide hardware-enforced transmit gating aligned with FlexRay bus guardian timing - simplifies implementation of time-triggered safety protocols.

Applications

Advanced Driver Assistance Systems (ADAS)	Electric Power Steering (EPS)
Use Scenario: Synchronized sensor fusion between radar, camera, and ultrasonic modules in lane-keeping and automatic emergency braking systems. IC Role / Device Role / Timing Role: Physical layer transceiver providing deterministic 10 Mbit/s communication with sub-100 ns jitter for time-triggered message scheduling. Use Value: Enables precise timestamp alignment across distributed sensors, meeting ISO 26262 ASIL-D timing constraints without software-based synchronization overhead.	Use Scenario: Real-time torque command exchange between steering angle sensor, motor controller, and vehicle stability control unit. IC Role / Device Role / Timing Role: FlexRay node transceiver handling safety-critical closed-loop control messages with guaranteed latency ≤ 250 µs. Use Value: Delivers fail-silent bus disconnection on undervoltage events, preventing erroneous torque commands during battery transients in 12 V/48 V hybrid EPS systems.
Brake-by-Wire Systems	Active Suspension Control
Use Scenario: Redundant communication between hydraulic modulator, pedal sensor, and central brake controller in electromechanical brake systems. IC Role / Device Role / Timing Role: Dual-mode transceiver configured as active star branch to aggregate and route brake command packets across redundant channels. Use Value: Supports star-sleep mode with < 10 µA quiescent current, maintaining network readiness during vehicle ignition-off periods without draining 12 V battery.	Use Scenario: High-frequency actuator coordination between wheel acceleration sensors, damper controllers, and vehicle dynamics ECU. IC Role / Device Role / Timing Role: Node transceiver operating in Normal mode with differential BP/BM drive for noise-immune transmission over chassis-mounted cabling. Use Value: Achieves > 100 dB common-mode rejection ratio, suppressing engine and road noise interference that would otherwise corrupt suspension position feedback.

Advanced Driver Assistance Systems (ADAS)

Electric Power Steering (EPS)

Use Scenario: Synchronized sensor fusion between radar, camera, and ultrasonic modules in lane-keeping and automatic emergency braking systems.

IC Role / Device Role / Timing Role: Physical layer transceiver providing deterministic 10 Mbit/s communication with sub-100 ns jitter for time-triggered message scheduling.

Use Value: Enables precise timestamp alignment across distributed sensors, meeting ISO 26262 ASIL-D timing constraints without software-based synchronization overhead.

Use Scenario: Real-time torque command exchange between steering angle sensor, motor controller, and vehicle stability control unit.

IC Role / Device Role / Timing Role: FlexRay node transceiver handling safety-critical closed-loop control messages with guaranteed latency ≤ 250 µs.

Use Value: Delivers fail-silent bus disconnection on undervoltage events, preventing erroneous torque commands during battery transients in 12 V/48 V hybrid EPS systems.

Brake-by-Wire Systems

Active Suspension Control

Use Scenario: Redundant communication between hydraulic modulator, pedal sensor, and central brake controller in electromechanical brake systems.

IC Role / Device Role / Timing Role: Dual-mode transceiver configured as active star branch to aggregate and route brake command packets across redundant channels.

Use Value: Supports star-sleep mode with < 10 µA quiescent current, maintaining network readiness during vehicle ignition-off periods without draining 12 V battery.

Use Scenario: High-frequency actuator coordination between wheel acceleration sensors, damper controllers, and vehicle dynamics ECU.

IC Role / Device Role / Timing Role: Node transceiver operating in Normal mode with differential BP/BM drive for noise-immune transmission over chassis-mounted cabling.

Use Value: Achieves > 100 dB common-mode rejection ratio, suppressing engine and road noise interference that would otherwise corrupt suspension position feedback.

Equivalent & Alternatives

The following parts are listed as comparable options for similar FlexRay transceiver applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TJA1080TS/2/T,112	Pin-compatible predecessor lacking 60 ns bit time support, improved EME, and enhanced power-on reset - no V3.0.1 feature set.	Valid only in legacy FlexRay networks requiring ≤ 5 Mbit/s or older timing specifications; not suitable for new ASIL-D designs.	Select TJA1080ATS/2/T,112 for new designs requiring V3.0.1 compliance, 10 Mbit/s operation, or improved EMC performance.
MFR4310B	Infineon FlexRay transceiver with identical SSOP20 package but different pin mapping (e.g., no TRXD0/TRXD1), separate VIO and VCC supplies, and no star-mode support.	Limited to node-only topologies; requires PCB redesign due to non-pin-compatible pinout and distinct diagnostic signaling (SPI-based vs. ERRN GPIO).	Choose MFR4310B only when migrating from Infineon platform designs or when star topology is not required and SPI diagnostics are preferred.

Compared with TJA1080TS/2/T,112 and MFR4310B, the TJA1080ATS/2/T,112 uniquely combines pin-compatible upgrade path, dual topology support, and hardware bus guardian interface - making it the only option enabling drop-in migration to V3.0.1-compliant star networks without layout changes or firmware rework.

Availability

TJA1080ATS/2/T,112 is available at Aetrix Electronics and suitable for automotive ADAS, brake-by-wire, electric power steering, and active suspension systems requiring stable component supply across extended vehicle lifecycles.

Supply support for TJA1080ATS/2/T,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in automotive networking and functional safety.

The TJA1080ATS/2/T,112 belongs to NXP's FlexRay transceiver product line, designed specifically for deterministic, fault-tolerant communication in ASIL-B/D automotive control systems where timing precision and fail-safe behavior are mandatory.

FAQ

What topology configurations does the TJA1080ATS/2/T,112 support?

The TJA1080ATS/2/T,112 supports both node and active star topologies. Configuration is determined at power-on by strapping TRXD0 and TRXD1: grounded for node mode, connected to VBUF for star mode. This dual-mode capability allows one transceiver design to serve multiple network architectures without hardware change, reducing validation effort across vehicle platforms.

How does the TJA1080ATS/2/T,112 handle undervoltage conditions?

The TJA1080ATS/2/T,112 implements fail-silent behavior during undervoltage: if VBAT, VCC, or VIO falls below specification, the transmitter disables immediately and bus lines enter passive state. Pin ERRN asserts LOW to signal the fault, and the device enters Sleep mode if VIO remains absent - ensuring no erroneous bus transmissions during power brownouts.

What is the role of the BGE pin on the TJA1080ATS/2/T,112?

The BGE (Bus Guardian Enable) pin on the TJA1080ATS/2/T,112 is an active-low hardware gate that disables the transmitter when pulled LOW. It interfaces directly with external bus guardian logic to enforce strict timing-based transmit permissions, preventing unauthorized or out-of-schedule bus access - a critical requirement for ISO 26262-compliant FlexRay implementations.

Does the TJA1080ATS/2/T,112 support wake-up from Sleep mode?

Yes, the TJA1080ATS/2/T,112 supports wake-up from Sleep mode via two independent paths: local wake-up through the WAKE pin (with programmable pull direction), and remote wake-up triggered by dedicated FlexRay data frames. Upon wake event, the wake flag is set and the device transitions to Star-standby or Standby mode, ready for full operation within microseconds.

What diagnostic information is available from the ERRN pin on the TJA1080ATS/2/T,112?

The ERRN pin on the TJA1080ATS/2/T,112 provides open-drain status signaling for multiple fault conditions: overtemperature detection, bus short-circuit (BP/BM to battery/ground), and undervoltage on VBAT/VCC/VIO. When asserted LOW, it indicates active fault; the specific condition is decoded via internal register reads accessible through the ERRN serial interface protocol described in Section 14 of the datasheet.

TJA1080ATS/2/T,112 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: -

Package/Case:: 20-SSOP (0.209", 5.30mm Width)

Packaging:: Tube

Product Status:: Obsolete

Applications:: -

Interface:: Bus

Voltage - Supply:: 4.75V ~ 5.25V

Supplier Device Package:: 20-SSOP

Grade:: Automotive

Qualification:: -

Mounting Type:: Surface Mount

TJA1080ATS/2/T,112 FAQ

1.How can I place an order for TJA1080ATS/2/T,112 through Aetrix?

Please submit a Request for Quotation (RFQ) for TJA1080ATS/2/T,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TJA1080ATS/2/T,112 reliable?

The price and inventory of TJA1080ATS/2/T,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TJA1080ATS/2/T,112 is usually 5 days.

3.What payment methods are accepted for TJA1080ATS/2/T,112?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TJA1080ATS/2/T,112 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TJA1080ATS/2/T,112?

TJA1080ATS/2/T,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TJA1080ATS/2/T,112 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TJA1080ATS/2/T,112?

For technical support, including TJA1080ATS/2/T,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TJA1080ATS/2/T,112 requirements.

6.How does Aetrix verify that TJA1080ATS/2/T,112 is sourced from the original manufacturer or authorized distributors?

All TJA1080ATS/2/T,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TJA1080ATS/2/T,112 meets industry standards.

7.What is the process for return or replacement of TJA1080ATS/2/T,112?

All TJA1080ATS/2/T,112 units undergo pre-shipment inspection (PSI). If there is an issue with TJA1080ATS/2/T,112, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TJA1080ATS/2/T,112 part is unused and in its original packaging.

Return procedure for TJA1080ATS/2/T,112:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…