My Inquiry
My Account
NXP Semiconductors TJA1128DTK/1Z
- Part No.:
- TJA1128DTK/1Z
- Manufacturer:
- NXP Semiconductors
- Category:
- Specialized
- Package:
- 14-VDFN Exposed Pad
- Datasheet:
-
TJA1128DTK/1Z.pdf
- Description:
- LIN MINI SYSTEM BASIS CHIP WITH
- Quantity:
- Payment:
- Shipping:
Inventory:6,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TJA1128DTK/1Z from NXP Semiconductors is a LIN Mini System Basis Chip (SBC) integrating a LIN transceiver, 3.3 V/85 mA LDO regulator, window watchdog, dual local wake-up inputs (WAKE1/WAKE2), one general-purpose input (GPI), and a configurable high-voltage multipurpose output (HVMPO). It operates across 5.0–28 V battery supply, supports ISO 17987-4:2016 and SAE J2602, and enables ultra-low-power STANDBY (22 µA typ.) and SLEEP (14 µA typ.) modes for automotive body electronics nodes.
For engineers reviewing the TJA1128DTK/1Z datasheet, TJA1128DTK/1Z pinout, TJA1128DTK/1Z application, or TJA1128DTK/1Z equivalent, this page delivers verified functional scope, validated operating modes (NORMAL/STANDBY/SLEEP/CONFIG), confirmed LIN baud rate (up to 20 kBd), exact HVMPO configuration options (limp home, cyclic wake bias, GPI-controlled), and precise thermal shutdown behavior at +150 °C.
Technical Context
The TJA1128DTK/1Z implements a state-machine-based system controller supporting nine deterministic modes-including NORMAL (active LIN + LDO), STANDBY (LDO on, LIN off), SLEEP (all regulators/transceiver disabled), CONFIG (SPI programming), and OVERTEMP (forced RSTN low). Wake-up sources are fully distinguishable via PORT mode serial status readback (WUF1/WUR1/WUF2/WUR2/LIN/LIMP flags).
Its LIN transceiver complies with ISO 17987-4:2016 (12 V), LIN 2.0–2.2A, and SAE J2602, includes integrated termination for responder applications, TXD dominant time-out, and optional high-speed slope mode. The window watchdog features microcontroller-independent clocking, 16–128 ms selectable period, and dedicated software development/flash modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| LDO Output | 3.3 V ±2 %, 85 mA - powers MCU in STANDBY/NORMAL; short-circuit proof to GND |
| LIN Compliance | ISO 17987-4:2016, LIN 2.0/2.1/2.2/2.2A, SAE J2602 - ensures interoperability in automotive LIN networks |
| Supply Range | 5.0 V to 28 V - supports full automotive battery range including cold-crank and load-dump conditions |
| Quiescent Current | 22 µA typ. in STANDBY, 14 µA typ. in SLEEP - enables long-term battery-powered operation |
| Watchdog Modes | Window, Timeout, Autonomous - provides flexible safety monitoring with MCU-independent timing |
| Thermal Protection | Overtemperature shutdown at +150 °C virtual junction - prevents permanent damage during fault conditions |
| ESD Robustness | ±8 kV HBM on LIN pin; ±6 kV IEC 61000-4-2 on BAT/WAKE1/WAKE2 - meets automotive ESD immunity requirements |
Pinout & Package
Package: HVSON14 (3.0 mm × 4.5 mm × 0.85 mm), leadless, thermally enhanced, AOI-compatible. Exposed center pad must be soldered to PCB ground for optimal thermal/electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| TXD (SDI) | LIN transmit data / SPI data input | Drives LIN bus in NORMAL mode; accepts SPI config data in CONFIG mode |
| EN (SCK) | Enable control / SPI clock input | Controls mode transitions (e.g., STANDBY→NORMAL); clocks SPI writes in CONFIG mode |
| RSTN | Bidirectional reset | Active-LOW reset input/output; asserts LOW during OVERTEMP/SLEEP/RESET modes |
| RXD (SDO) | LIN receive data / SPI data output | Outputs LIN frames; returns wake/limp status in PORT mode; outputs SPI register reads |
| STBN (SCSN) | Standby control / SPI chip select | Active-LOW entry to STANDBY; selects device for SPI access in CONFIG mode |
| WWD | Watchdog trigger input | Accepts periodic service pulses; failure triggers watchdog timeout or window violation |
| GPI | General-purpose digital input | Configurable wake source or logic-level monitor; controls HVMPO when MPOMOD = 001 |
| VCC | LDO regulated output | 3.3 V supply for connected MCU; includes undervoltage detection with RSTN assertion |
| GND | Power ground | Reference for all analog/digital circuits; connects to exposed thermal pad |
| LIN | LIN bus transceiver I/O | Bidirectional analog interface compliant with ISO 17987; short-circuit proof to BAT/GND |
| BAT | Battery supply input | Primary 12 V system input; protected against load dump up to +43 V |
| WAKE2 | Local wake-up input 2 | Level- or edge-sensitive wake source; sampled synchronously with HVMPO bias in cyclic wake mode |
| WAKE1 | Local wake-up input 1 | Independent level- or edge-sensitive wake source; wake event flagged in PORT mode |
| HVMPO | High-voltage open-drain output | Configurable as limp home driver, cyclic wake bias, GPI-controlled switch, or state-dependent output |
Key Features
| Feature | Design Value |
|---|---|
| LIN Transceiver Integration | Full physical layer compliance (ISO 17987-4, SAE J2602) with integrated termination resistor - eliminates external components in LIN responder designs |
| Multi-Mode Power Management | Nine deterministic operating states (NORMAL/STANDBY/SLEEP/CONFIG/OVERTEMP) with sub-µA wake detection - enables robust low-power node architecture |
| HVMPO Flexibility | Seven programmable output modes including limp home, cyclic wake bias, and GPI-controlled switching - replaces discrete bias circuitry and improves system resilience |
| Configurable Watchdog | Window-mode operation with 16–128 ms period, autonomous mode, and flash-development support - satisfies ASIL-B diagnostic coverage requirements |
| Automotive Qualification | AEC-Q100 Grade 1 (−40 °C to +125 °C), load dump protection to +43 V, and ±8 kV LIN-bus ESD - certified for under-hood and body-control applications |
Applications
| Door Module Control | Seat Position Memory |
|---|---|
Use Scenario: LIN-connected door module managing power windows, locks, mirrors, and interior lighting in modern vehicles. IC Role / Device Role / Timing Role: TJA1128DTK/1Z serves as the primary power and communication interface - regulating 3.3 V for MCU, driving LIN bus, detecting key-fob wake events via WAKE1, and asserting limp home on overtemperature. Use Value: Enables single-chip integration of power, comms, and safety functions; reduces BOM count by eliminating discrete LDO, watchdog, and LIN transceiver components. | Use Scenario: Seat ECU storing and recalling position presets using LIN commands from central body controller. IC Role / Device Role / Timing Role: TJA1128DTK/1Z supplies stable 3.3 V to seat MCU, handles LIN protocol framing, monitors seat motor current via GPI, and triggers HVMPO as limp-home output if motor stalls. Use Value: Provides fail-safe motor control with hardware-enforced limp-home response - no firmware dependency for critical safety action. |
| Roof Console Node | Trunk Release Actuator |
Use Scenario: Roof-mounted console with ambient lighting, sunroof control, and map lights communicating over LIN. IC Role / Device Role / Timing Role: TJA1128DTK/1Z operates in STANDBY mode (22 µA) awaiting LIN command or local wake via WAKE2 from light switch; enters NORMAL only during active control. Use Value: Achieves <25 µA average system current in standby - extends vehicle battery life during prolonged parking. | Use Scenario: Trunk release actuator responding to LIN command from body control module, with mechanical feedback monitoring. IC Role / Device Role / Timing Role: TJA1128DTK/1Z uses HVMPO in state-controlled mode (MPOMOD=100) to drive solenoid only in NORMAL mode; disables output automatically in SLEEP/STANDBY to prevent accidental activation. Use Value: Enforces hardware-gated actuation - eliminates risk of unintended trunk release due to MCU lockup or noise. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LIN SBC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLIN1029DR | Single-WAKE input; no HVMPO; 5 V LDO only; no window watchdog - simpler feature set | Lacks cyclic wake bias and limp home; limited for multi-sensor nodes requiring advanced wake coordination | Select when cost sensitivity outweighs need for dual wake inputs or HVMPO flexibility |
| UJA1075AK/3V3/1 | Includes CAN interface; 3.3 V LDO; higher quiescent current (40 µA STANDBY); no SPI-configurable HVMPO | Supports hybrid LIN/CAN gateways; less suitable for pure-LIN nodes where footprint and sleep current are critical | Choose for gateway applications needing both LIN and CAN physical layers on one die |
Compared with TLIN1029DR and UJA1075AK/3V3/1, the TJA1128DTK/1Z uniquely combines dual wake inputs, SPI-configurable HVMPO, window watchdog, and 14 µA SLEEP current - making it optimal for space-constrained, safety-aware LIN endpoints requiring hardware-enforced limp-home and cyclic wake capability.
Availability
TJA1128DTK/1Z is available at Aetrix Electronics and suitable for automotive door modules, seat ECUs, roof consoles, trunk actuators, and mirror control units requiring stable component supply, AEC-Q100 qualification, and long-term automotive lifecycle support.
Supply support for TJA1128DTK/1Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on automotive, industrial, and IoT applications, delivering secure, energy-efficient, and scalable silicon solutions.
The TJA1128DTK/1Z belongs to NXP's LIN System Basis Chip family, designed specifically for cost-sensitive, low-power automotive body electronics nodes requiring integrated power regulation, robust LIN communication, and hardware-level safety features like limp home and overtemperature shutdown.
FAQ
What LIN protocol versions does the TJA1128DTK/1Z support?
The TJA1128DTK/1Z supports LIN 2.0, LIN 2.1, LIN 2.2, and LIN 2.2A protocols, and is fully compliant with ISO 17987-4:2016 (12 V LIN) and SAE J2602-1. It interoperates seamlessly with legacy LIN 1.x nodes and newer implementations without protocol translation. This ensures backward compatibility in mixed-generation vehicle architectures where the TJA1128DTK/1Z serves as a drop-in upgrade for older LIN transceivers.
How does the TJA1128DTK/1Z implement limp home functionality?
The TJA1128DTK/1Z asserts limp home automatically on four hardware-detected faults: overtemperature (>+150 °C), watchdog service failure, VCC undervoltage, or RSTN shorted to ground. When triggered, it drives the HVMPO pin as an open-drain output to activate backup circuits (e.g., mechanical fallbacks or warning indicators) without MCU intervention. This behavior is hardwired and remains active even if the MCU is nonfunctional - a critical safety feature confirmed in the TJA1128DTK/1Z datasheet Section 2.1.
Can the TJA1128DTK/1Z operate with a 5 V microcontroller supply?
No - the TJA1128DTK/1Z variant is factory-configured for 3.3 V LDO output (±2 % accuracy, 85 mA). While the broader TJA1128 family includes 5.0 V variants (e.g., TJA1128A/C/E/G), the specific part number TJA1128DTK/1Z is designated as the 3.3 V, dual-WAKE, watchdog-enabled version per NXP's ordering table. Using it with a 5 V MCU would require external level-shifting or voltage translation, as its VCC pin delivers only 3.3 V.
What is the purpose of the HVMPO pin on the TJA1128DTK/1Z?
The HVMPO (High-Voltage Multipurpose Output) pin on the TJA1128DTK/1Z is a programmable open-drain output supporting seven modes via SPI register MPOMOD: limp home driver, cyclic wake bias control, GPI-controlled switch, or state-dependent activation (e.g., only in NORMAL mode). Its design replaces discrete external circuitry for bias generation, fail-safe actuation, or wake coordination - directly reducing board area and improving reliability in automotive LIN nodes.
How does wake-up source recognition work in the TJA1128DTK/1Z?
The TJA1128DTK/1Z identifies wake sources through dedicated status flags readable in PORT mode: WUF1/WUR1 (WAKE1 edge detection), WUF2/WUR2 (WAKE2 edge detection), and LIN (bus wake event). These flags are captured synchronously and transmitted serially on RXD using UART-like framing (8N1, start/stop bits) when 0x55 is written to TXD. This allows the MCU to determine the exact cause of wake-up before exiting low-power mode - a feature verified in Section 7.2.3 and Table 5 of the TJA1128DTK/1Z datasheet.
TJA1128DTK/1Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 14-VDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- System Basis Chip
- Interface:
- SPI
- Voltage - Supply:
- 3V ~ 28V
- Supplier Device Package:
- 14-HVSON (3x4.5)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
TJA1128DTK/1Z FAQ
1.How can I place an order for TJA1128DTK/1Z through Aetrix?
Please submit a Request for Quotation (RFQ) for TJA1128DTK/1Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TJA1128DTK/1Z reliable?
The price and inventory of TJA1128DTK/1Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TJA1128DTK/1Z is usually 5 days.
3.What payment methods are accepted for TJA1128DTK/1Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TJA1128DTK/1Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TJA1128DTK/1Z?
TJA1128DTK/1Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TJA1128DTK/1Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TJA1128DTK/1Z?
For technical support, including TJA1128DTK/1Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TJA1128DTK/1Z requirements.
6.How does Aetrix verify that TJA1128DTK/1Z is sourced from the original manufacturer or authorized distributors?
All TJA1128DTK/1Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TJA1128DTK/1Z meets industry standards.
7.What is the process for return or replacement of TJA1128DTK/1Z?
All TJA1128DTK/1Z units undergo pre-shipment inspection (PSI). If there is an issue with TJA1128DTK/1Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TJA1128DTK/1Z part is unused and in its original packaging.
Return procedure for TJA1128DTK/1Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TJA1128DTK/1Z Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
