My Inquiry
My Account
NXP Semiconductors TJA1128ETK/1Z
- Part No.:
- TJA1128ETK/1Z
- Manufacturer:
- NXP Semiconductors
- Category:
- Specialized
- Package:
- 14-VDFN Exposed Pad
- Datasheet:
-
TJA1128ETK/1Z.pdf
- Description:
- LIN MINI SYSTEM BASIS CHIP WITH
- Quantity:
- Payment:
- Shipping:
Inventory:6,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TJA1128ETK/1Z from NXP Semiconductors is a LIN Mini System Basis Chip (SBC) integrating a LIN transceiver, 5.0 V/85 mA LDO regulator, window watchdog, two level-sensitive WAKE inputs, one GPI, and an open-drain HVMPO output. It supports ISO 17987-4:2016, LIN 2.2A, and SAE J2602 in automotive body electronics such as door modules and seat control units.
For engineers reviewing the TJA1128ETK/1Z datasheet, TJA1128ETK/1Z pinout, TJA1128ETK/1Z application, or TJA1128ETK/1Z equivalent, key selection criteria include its 14 µA SLEEP-mode current, configurable cyclic wake-up via HVMPO, LIN high-speed mode support (>20 kBd), limp-home fault response, and HVSON14 package compatibility with AOI inspection.
Technical Context
The TJA1128ETK/1Z implements a state-machine–driven system controller supporting nine operating modes-including NORMAL, STANDBY, SLEEP, CONFIG, and OVERTEMP-with deterministic transitions governed by EN, STBN, RSTN, and wake-event flags. Its LIN transceiver includes integrated termination for responder applications and TXD dominant time-out protection.
Internal clock sources drive both the window watchdog (16–128 ms selectable period) and synchronized bias control for cyclic wake-up via HVMPO. The LDO delivers ±2 % accurate 5.0 V output with undervoltage reset and short-circuit protection to GND, while thermal shutdown activates at +150 °C virtual junction temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| LDO Output Voltage | 5.0 V ±2 % - powers 5 V microcontrollers with tight regulation under load and line variation |
| LDO Output Current | 85 mA - sufficient for typical automotive MCUs and peripheral logic in door/seat modules |
| SLEEP Mode Current | Typ. 14 µA - enables ultra-low-power battery-off operation in always-on vehicle networks |
| LIN Baud Rate | Up to 20 kBd standard; >20 kBd in high-speed mode - supports legacy and enhanced LIN data throughput |
| Watchdog Modes | Window, Timeout, Autonomous - provides flexible safety monitoring independent of MCU clock |
| Wake Sources | Remote (LIN bus), local (WAKE1/WAKE2 edge-triggered), and cyclic (HVMPO-synchronized) - ensures robust wake capability across sleep states |
| Package | HVSON14 (3.0 × 4.5 × 0.85 mm) - leadless, thermally enhanced, AOI-compatible for high-reliability automotive PCB assembly |
Pinout & Package
HVSON14 package: 3.0 mm × 4.5 mm × 0.85 mm body, exposed thermal pad (to be soldered to GND), no leads, 14 terminals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 TXD (SDI) | LIN transmit input / SPI data input | Drives LIN bus during transmission; repurposed as SPI data-in during CONFIG mode |
| 2 EN (SCK) | Enable input / SPI clock input | Controls mode entry (e.g., CONFIG); serves as SPI clock when STBN is low |
| 3 RSTN | Bidirectional reset I/O | Active-low reset signal with programmable pulse width (4 ms or 700 µs) for controlled MCU boot |
| 4 RXD (SDO) | LIN receive output / SPI data output | Delivers LIN data or wake-source status; outputs serial PORT-mode flags on falling-start-bit framing |
| 5 STBN (SCSN) | Standby control / SPI chip select | Active-low input selecting STANDBY/NORMAL; acts as SPI chip select in CONFIG mode |
| 6 WWD | Watchdog trigger input | Accepts periodic service pulses; failure triggers limp-home or reset depending on configuration |
| 7 GPI | General purpose input | Configurable digital input; can control HVMPO output state in GPI-controlled mode |
| 8 VCC | LDO regulated output | 5.0 V power rail for MCU and logic; includes undervoltage detection with RSTN assertion |
| 9 GND | Ground reference | Primary return path; exposed center pad must be soldered to PCB ground for thermal/electrical performance |
| 10 LIN | LIN bus transceiver I/O | Analog bidirectional interface compliant with ISO 17987-4; includes integrated 30 kΩ termination for responders |
| 11 BAT | Battery supply input | Accepts 5–28 V DC; protected against load dump up to +43 V and ISO 7637 transients |
| 12 WAKE2 | Local wake-up input 2 | Level-sensitive input with configurable edge detection; supports cyclic sampling synchronized to HVMPO |
| 13 WAKE1 | Local wake-up input 1 | Independent level-sensitive input with identical configuration options to WAKE2 |
| 14 HVMPO | High-voltage multipurpose open-drain output | Configurable as limp-home driver, cyclic wake bias source, GPI-controlled output, or state-dependent signal |
Key Features
| Feature | Design Value |
|---|---|
| LIN Transceiver Compliance | Fully compliant with ISO 17987-4:2016, LIN 2.2A, and SAE J2602 - ensures interoperability in multi-vendor automotive networks |
| Configurable Wake Architecture | Three independent wake paths (bus, local pins, cyclic HVMPO) with source identification - eliminates ambiguity in wake-event root-cause analysis |
| Limp-Home Functionality | Automatic activation on overtemperature, watchdog timeout, VCC undervoltage, or RSTN short-to-ground - maintains basic functionality during faults |
| Quasi-One-Time SPI Configuration | Factory-default settings stored in MTPNVM with CRC-protected programming - prevents accidental reconfiguration in production |
| Automotive Qualification | AEC-Q100 Grade 1 (−40 °C to +125 °C), ±8 kV HBM ESD on LIN, load-dump tolerant to +43 V - meets OEM requirements for under-hood deployment |
Applications
| Door Module Control | Seat Position Memory |
|---|---|
|
Use Scenario: Centralized LIN node managing power windows, locks, mirrors, and interior lighting in passenger car doors. IC Role / Device Role / Timing Role: System basis chip providing regulated 5 V power, LIN communication, watchdog supervision, and wake-up handling for MCU and peripherals. Use Value: Reduces BOM count by integrating LDO, transceiver, watchdog, and wake logic - enabling compact, cost-optimized PCB layout with <14 µA quiescent current in vehicle-off state. |
Use Scenario: LIN-connected seat ECU storing and recalling position presets, heater controls, and memory seat actuation sequences. IC Role / Device Role / Timing Role: Power management and communication interface ensuring reliable MCU operation and LIN message exchange during ignition cycles and sleep transitions. Use Value: Cyclic wake-up via HVMPO enables periodic battery voltage monitoring without MCU intervention - extending system readiness while maintaining <22 µA STANDBY current. |
| Roof Console Switch Panel | Trunk/Liftgate Actuator |
|
Use Scenario: Roof-mounted LIN node controlling sunroof, ambient lighting, and overhead switches in premium vehicle cabins. IC Role / Device Role / Timing Role: LIN SBC delivering stable 5 V supply, bus-level wake-up, and fault-safe reset signaling to MCU during transient battery conditions. Use Value: Integrated LIN termination and TXD time-out prevent bus lockup during switch bounce or short circuits - improving system robustness in high-noise cabin environments. |
Use Scenario: LIN-based actuator module for powered liftgates or trunk lids requiring position feedback, motor control, and anti-pinch logic. IC Role / Device Role / Timing Role: Fault-tolerant system foundation with limp-home output driving fail-safe mechanical release or warning indicators during overtemperature or watchdog failure. Use Value: Limp-home activation on RSTN short-to-ground ensures mechanical backup remains functional even if reset circuitry fails - meeting ASIL-B–aligned safety goals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LIN SBC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLIN1029DR | 3.3 V LDO only; no HVMPO; single WAKE input; lower SLEEP current (8 µA) | Targeted at 3.3 V MCU systems with simpler wake architecture and minimal fault-handling requirements | Select when 3.3 V supply suffices and cyclic wake or limp-home is not required |
| UJA1075ATW/3V3/1Z | 5 V LDO; includes CAN interface; larger HTSSOP20 package; higher SLEEP current (25 µA) | Designed for mixed LIN/CAN gateways or nodes needing dual-bus connectivity and higher integration density | Choose when CAN coexistence is needed and board space allows larger footprint |
Compared with TLIN1029DR and UJA1075ATW/3V3/1Z, the TJA1128ETK/1Z uniquely balances 5 V MCU support, dual-WAKE inputs, HVMPO configurability, and ultra-low SLEEP current in a compact HVSON14 package - making it optimal for cost- and space-constrained LIN endpoints requiring advanced wake and fault resilience.
Availability
TJA1128ETK/1Z is available at Aetrix Electronics and suitable for automotive door modules, seat control units, roof console panels, and trunk/liftgate actuators requiring stable component supply across extended vehicle lifecycles.
Supply support for TJA1128ETK/1Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on automotive, industrial, and IoT applications, delivering secure, energy-efficient, and scalable silicon solutions.
The TJA1128ETK/1Z belongs to NXP's LIN System Basis Chip family, engineered specifically for low-power, fault-resilient automotive body electronics where integration, wake efficiency, and AEC-Q100 compliance are critical.
FAQ
What is the nominal LDO output voltage of the TJA1128ETK/1Z?
The TJA1128ETK/1Z is configured as a 5.0 V variant, delivering a regulated 5.0 V ±2 % output capable of supplying up to 85 mA to external microcontrollers and logic. This matches common automotive MCU voltage requirements and eliminates the need for an external regulator in many LIN endpoint designs.
How does the TJA1128ETK/1Z support wake-up from ultra-low-power SLEEP mode?
The TJA1128ETK/1Z supports wake-up from SLEEP mode via three independent paths: remote LIN bus activity, local edge-triggered events on WAKE1/WAKE2, and cyclic wake signals generated through the HVMPO output. All wake sources are identifiable in PORT mode, enabling precise firmware response without MCU polling.
Can the TJA1128ETK/1Z be used in systems requiring LIN high-speed operation above 20 kBd?
Yes - the TJA1128ETK/1Z supports LIN high-speed mode (enabled via HSMODE bits in the LIN register), allowing baud rates exceeding 20 kBd with fast slope control. This mode is essential for time-critical diagnostics or firmware updates while maintaining full ISO 17987-4:2016 compliance.
What fault conditions trigger the limp-home function in the TJA1128ETK/1Z?
The limp-home function in the TJA1128ETK/1Z activates automatically on four confirmed fault conditions: overtemperature (>+150 °C), watchdog service failure, VCC undervoltage, or RSTN short-circuit to ground. When triggered, the HVMPO output drives limp-home indicators or mechanical fallbacks without MCU involvement.
Is the TJA1128ETK/1Z pin-compatible with other variants in the TJA1128 family?
Yes - all TJA1128 variants, including TJA1128ETK/1Z, share identical HVSON14 pinout and footprint. Differences between variants (e.g., 3.3 V vs. 5.0 V LDO, single vs. dual WAKE, watchdog presence) are implemented via factory-programmed MTPNVM configuration, not hardware changes.
TJA1128ETK/1Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 14-VDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- System Basis Chip
- Interface:
- SPI
- Voltage - Supply:
- 3V ~ 28V
- Supplier Device Package:
- 14-HVSON (3x4.5)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
TJA1128ETK/1Z FAQ
1.How can I place an order for TJA1128ETK/1Z through Aetrix?
Please submit a Request for Quotation (RFQ) for TJA1128ETK/1Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TJA1128ETK/1Z reliable?
The price and inventory of TJA1128ETK/1Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TJA1128ETK/1Z is usually 5 days.
3.What payment methods are accepted for TJA1128ETK/1Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TJA1128ETK/1Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TJA1128ETK/1Z?
TJA1128ETK/1Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TJA1128ETK/1Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TJA1128ETK/1Z?
For technical support, including TJA1128ETK/1Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TJA1128ETK/1Z requirements.
6.How does Aetrix verify that TJA1128ETK/1Z is sourced from the original manufacturer or authorized distributors?
All TJA1128ETK/1Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TJA1128ETK/1Z meets industry standards.
7.What is the process for return or replacement of TJA1128ETK/1Z?
All TJA1128ETK/1Z units undergo pre-shipment inspection (PSI). If there is an issue with TJA1128ETK/1Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TJA1128ETK/1Z part is unused and in its original packaging.
Return procedure for TJA1128ETK/1Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TJA1128ETK/1Z Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
