NXP Semiconductors TJA1145ATK/FD/0Z
- Part No.:
- TJA1145ATK/FD/0Z
- Manufacturer:
- NXP Semiconductors
- Category:
- Drivers, Receivers, Transceivers
- Package:
- 14-VDFN Exposed Pad
- Datasheet:
-
TJA1145ATK/FD/0Z.pdf
- Description:
- IC TRANSCEIVER FULL 1/1 14HVSON
- Quantity:
- Payment:

- Shipping:

Inventory:5,603
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TJA1145ATK/FD/0Z from NXP Semiconductors is a high-speed CAN FD transceiver with FD-passive selective wake-up, ISO 11898-2:2016 and SAE J2284-1–5 compliance, 5 Mbit/s fast-phase data rate support, ±58 V bus fault protection, and HVSON14 (3 mm × 4.5 mm) package - deployed in automotive body control modules for battery-connected partial networking nodes.
For engineers reviewing the TJA1145ATK/FD/0Z datasheet, TJA1145ATK/FD/0Z pinout, TJA1145ATK/FD/0Z application, or TJA1145ATK/FD/0Z equivalent, key selection criteria include FD-passive wake-up behavior, SPI-configurable operating modes (Normal/Standby/Sleep), autonomous bus biasing, 48 µA Sleep current, and compatibility with 3.3 V–5 V microcontrollers via VIO.
Technical Context
The TJA1145ATK/FD/0Z implements a dual-supply CAN physical layer: CAN transmitter powered by VCC (4.5–5.5 V), receiver powered by BAT (4.5–28 V), enabling robust operation across 12 V and 24 V automotive systems. Its FD-passive feature filters CAN FD frames during Sleep/Standby, permitting standard CAN 2.0 controllers to remain dormant without bus errors during concurrent CAN FD traffic.
It integrates SPI (16-/24-/32-bit) for register-level control of mode transitions, wake-up source recognition, overtemperature warning/shutdown, TXD dominant time-out, cold-start diagnosis (PO/NMS bits), and undervoltage detection on VCC, VIO, and BAT - all coordinated through a state machine supporting Normal, Standby, Sleep, Overtemp, and Off modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate | Up to 5 Mbit/s in CAN FD fast phase - enables high-bandwidth firmware updates and sensor fusion in modern ECUs. |
| Sleep Current | 48 µA typical at −40 °C to +85 °C - sustains ultra-low-power partial networking in always-on battery-connected nodes. |
| Bus Fault Protection | ±58 V on CANH/CANL - prevents latch-up or damage during load-dump or jump-start events in vehicle wiring harnesses. |
| ESD Protection | ±6 kV IEC TS 62228 on CANH/CANL/BAT/WAKE - meets stringent automotive EMC requirements without external TVS diodes. |
| VIO Range | 2.85 V to 5.5 V - allows direct interfacing with 3.3 V or 5 V microcontrollers without level-shifting circuitry. |
| Operating Temp | −40 °C to +150 °C virtual junction temperature - qualified for under-hood and powertrain ECU deployment. |
| AEC-Q100 Grade | Grade 1 (−40 °C to +125 °C ambient) - certified for automotive safety-critical applications per AEC-Q100 Rev G. |
Pinout & Package
Package: HVSON14 (SOT1086-2), 3 mm × 4.5 mm × 0.85 mm, leadless thermal-enhanced package with exposed center pad (GND-connected) for improved thermal dissipation and AOI reliability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 TXD | Transmit Data Input | Digital input from CAN controller; dominant time-out function prevents bus lockup if held LOW. |
| 2 GND | Digital Ground Reference | Primary ground connection; die supply ground tied to both Pin 2 and exposed center pad. |
| 3 VCC | Transceiver Core Supply | 5 V supply for CAN transmitter and internal logic; undervoltage detection threshold = 4.5 V. |
| 4 RXD | Receive Data Output | Active-low digital output reflecting bus state; driven LOW on wake-up/interrupt detection. |
| 5 VIO | I/O Level Adaptor Supply | Configures logic levels for TXD/RXD/SDO/SDI/SCK/SCSN; supports 3.3 V or 5 V host interfaces. |
| 6 SDO | SPI Data Output | 3-state output for SPI readback of status registers (e.g., Main Status, Transceiver Event). |
| 7 INH | Inhibit Output | Open-drain output controlling external voltage regulators; high-ohmic in Sleep mode to cut VCC/VIO supply. |
| 8 SCK | SPI Clock Input | Supports up to 10 MHz SPI clock; functional in Normal/Standby/Sleep (with VIO applied). |
| 9 WAKE | Local Wake-up Input | Edge-sensitive input enabling wake-up from Sleep/Standby; can be disabled to reduce leakage current. |
| 10 BAT | Battery Supply Input | 4.5–28 V primary supply for CAN receiver and bias circuitry; includes undervoltage detection (2.8–3.0 V). |
| 11 SDI | SPI Data Input | Accepts SPI write commands for Mode Control (0x01), CAN Control (0x20), and configuration registers. |
| 12 CANL | CAN Bus Low Terminal | Differential bus line; short-circuit proof to ±58 V; biased autonomously to GND or 2.5 V depending on activity. |
| 13 CANH | CAN Bus High Terminal | Differential bus line; short-circuit proof to ±58 V; paired with CANL for ISO 11898-2-compliant signaling. |
| 14 SCSN | SPI Chip Select Input | Active-low enable for SPI communication; must be asserted before SCK/SDI transitions. |
Key Features
| Feature | Design Value |
|---|---|
| FD-passive selective wake-up | Ignores CAN FD frames in Sleep/Standby while detecting ISO 11898-2:2016 wake-up patterns - eliminates false wake-ups in mixed CAN 2.0/CAN FD networks. |
| Autonomous bus biasing | Biases CANH/CANL to 2.5 V during bus activity (Offline Bias) or GND when silent (Offline) - maintains bus integrity without host intervention. |
| Multi-mode power management | Five hardware-managed states (Off/Overtemp/Normal/Standby/Sleep); INH-controlled node-level power-down reduces system standby current. |
| Integrated diagnostics | TXD time-out, overtemperature warning/shutdown, cold-start flag (PO/NMS), and VCC/VIO/BAT undervoltage detection - enables fail-safe ECU boot and runtime monitoring. |
| Robust automotive protection | ±58 V bus fault tolerance, ±6 kV IEC TS 62228 ESD, ISO 7637-3 pulse 1/2a/3a/3b transient immunity - eliminates need for external protection components. |
Applications
| Body Control Module (BCM) | Door Control Unit (DCU) |
|---|---|
|
Use Scenario: Always-on BCM connected to vehicle battery, managing lighting, locks, and windows while minimizing quiescent current. IC Role / Device Role / Timing Role: CAN FD transceiver providing partial networking wake-up capability and autonomous bus biasing to maintain CAN bus stability during sleep. Use Value: 48 µA Sleep current and FD-passive filtering extend battery life in parked vehicles without disrupting CAN FD diagnostics from other ECUs. |
Use Scenario: Distributed DCU with local wake-up via door handle sensor and remote wake-up via CAN bus command. IC Role / Device Role / Timing Role: Interface between 3.3 V MCU and high-speed CAN bus; uses WAKE pin for local event detection and SPI for mode configuration. Use Value: VIO-adapted I/O and 10 MHz SPI allow seamless integration with low-voltage MCUs while supporting rapid wake-up response (<100 µs). |
| Powertrain Gateway | ADAS Domain Controller |
|
Use Scenario: Gateway bridging CAN FD powertrain networks with legacy CAN 2.0 chassis networks. IC Role / Device Role / Timing Role: High-speed CAN FD transceiver with selective wake-up and 5 Mbit/s fast-phase timing - synchronizes torque requests and diagnostic data. Use Value: ISO 11898-2:2016 and SAE J2284-1–5 compliance ensures interoperability across OEM-specific powertrain protocols. |
Use Scenario: ADAS domain controller requiring reliable CAN communication amid high EMI environments (e.g., near radar or camera modules). IC Role / Device Role / Timing Role: CAN FD physical layer with ±6 kV IEC TS 62228 ESD and ISO 7637-3 transient immunity - maintains link integrity during electromagnetic disturbances. Use Value: Integrated diagnostics (overtemperature, undervoltage, TXD timeout) enable ASIL-B–compatible fault handling without external supervision. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed CAN FD transceiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TJA1145AT/FD | SO14 package (3.9 mm body width); identical electrical specs and FD-passive functionality; higher thermal resistance than HVSON14. | Preferred where board space permits larger footprint and manual rework is required; less suitable for high-density automotive PCBs. | Select TJA1145AT/FD only when SO14 assembly infrastructure exists and thermal performance margin is sufficient. |
| MCP2562FD-H/SN | Microchip CAN FD transceiver; no FD-passive mode; supports 5 Mbit/s but lacks selective wake-up frame filtering; 70 µA Sleep current. | Used in cost-sensitive non-automotive CAN FD nodes where partial networking is not required. | Choose MCP2562FD-H/SN only if FD-passive wake-up is unnecessary and AEC-Q100 qualification is not mandated. |
Compared with TJA1145ATK/FD/0Z, the TJA1145AT/FD offers identical functionality in a larger SO14 package with reduced thermal efficiency, while the MCP2562FD-H/SN omits FD-passive wake-up and AEC-Q100 qualification - making TJA1145ATK/FD/0Z the sole option for thermally constrained, safety-compliant automotive partial networking.
Availability
TJA1145ATK/FD/0Z is available at Aetrix Electronics and suitable for automotive body control modules, door control units, powertrain gateways, and ADAS domain controllers requiring stable component supply across extended product lifecycles.
Supply support for TJA1145ATK/FD/0Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in CAN, SBC, and automotive Ethernet technologies.
The TJA1145A family was designed specifically for automotive partial networking architectures - delivering ultra-low-power wake-up, CAN FD coexistence, and integrated diagnostics to enable next-generation energy-efficient ECUs.
FAQ
What is the FD-passive feature of the TJA1145ATK/FD/0Z?
The FD-passive feature enables the TJA1145ATK/FD/0Z to ignore CAN FD frames while in Sleep or Standby mode, responding only to ISO 11898-2:2016-compliant selective wake-up patterns. This prevents false wake-ups in mixed CAN 2.0/CAN FD networks and allows legacy CAN controllers to remain dormant during CAN FD communication - a capability confirmed in Section 7.3.2 of the official datasheet and unique to TJA1145A/FD variants.
Does the TJA1145ATK/FD/0Z support both 3.3 V and 5 V microcontrollers?
Yes, the TJA1145ATK/FD/0Z supports direct interfacing with 3.3 V or 5 V microcontrollers via its VIO pin, which accepts 2.85 V to 5.5 V. The I/O level adaptor automatically adjusts TXD, RXD, SDO, SDI, SCK, and SCSN logic thresholds to match the host MCU's voltage - eliminating external level shifters. This behavior is specified in Table 3 (Pin Description) and Section 2.3 of the datasheet.
What is the maximum CAN FD data rate supported by the TJA1145ATK/FD/0Z?
The TJA1145ATK/FD/0Z supports data rates up to 5 Mbit/s in the CAN FD fast phase, as guaranteed by its timing parameters and compliance with ISO 11898-2:2016 and SAE J2284-1 to J2284-5. This capability is explicitly stated in Section 2.1 ("Timing guaranteed for data rates up to 5 Mbit/s") and validated in the Quick Reference Data (Table 1) and Functional Description (Section 7.2).
How does the TJA1145ATK/FD/0Z handle undervoltage conditions on VCC, VIO, and BAT?
The TJA1145ATK/FD/0Z features independent undervoltage detection on VCC (4.5–4.75 V), VIO (2.7–2.85 V), and BAT (2.8–3.0 V). When triggered, it forces transition to Sleep mode (if VCC/VIO undervoltage occurs) or Off mode (if BAT drops below threshold), clears pending wake-up events, and asserts status bits (e.g., FSMS = 1) for diagnostics - all detailed in Sections 3, 7.1.1.3, and Table 6 of the datasheet.
Is the TJA1145ATK/FD/0Z AEC-Q100 qualified?
Yes, the TJA1145ATK/FD/0Z is AEC-Q100 qualified per Grade 1 (−40 °C to +125 °C ambient), as stated in Section 2.2 of the datasheet. This qualification covers stress testing for temperature cycling, humidity, ESD, and mechanical shock - confirming suitability for automotive powertrain, chassis, and body electronics applications.
TJA1145ATK/FD/0Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 14-VDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Transceiver
- Protocol:
- CANbus
- Number of Drivers/Receivers:
- 1/1
- Duplex:
- Full
- Receiver Hysteresis:
- 800 mV
- Data Rate:
- 5Mbps
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-HVSON (3x4.5)
TJA1145ATK/FD/0Z FAQ
1.How can I place an order for TJA1145ATK/FD/0Z through Aetrix?
Please submit a Request for Quotation (RFQ) for TJA1145ATK/FD/0Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TJA1145ATK/FD/0Z reliable?
The price and inventory of TJA1145ATK/FD/0Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TJA1145ATK/FD/0Z is usually 5 days.
3.What payment methods are accepted for TJA1145ATK/FD/0Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TJA1145ATK/FD/0Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TJA1145ATK/FD/0Z?
TJA1145ATK/FD/0Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TJA1145ATK/FD/0Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TJA1145ATK/FD/0Z?
For technical support, including TJA1145ATK/FD/0Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TJA1145ATK/FD/0Z requirements.
6.How does Aetrix verify that TJA1145ATK/FD/0Z is sourced from the original manufacturer or authorized distributors?
All TJA1145ATK/FD/0Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TJA1145ATK/FD/0Z meets industry standards.
7.What is the process for return or replacement of TJA1145ATK/FD/0Z?
All TJA1145ATK/FD/0Z units undergo pre-shipment inspection (PSI). If there is an issue with TJA1145ATK/FD/0Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TJA1145ATK/FD/0Z part is unused and in its original packaging.
Return procedure for TJA1145ATK/FD/0Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TJA1145ATK/FD/0Z Tags

-
ATA6561-GAQW-N
Microchip Technology

-
ATA6561-GBQW-N
Microchip Technology
-
AM26LS32ACDR
Texas Instruments

-
SP485CN-L/TR
MaxLinear, Inc.

-
SP485EN-L/TR
MaxLinear, Inc.

-
SP485EEN-L/TR
MaxLinear, Inc.

-
SP485ECN-L/TR
MaxLinear, Inc.

-
THVD1400DR
Texas Instruments
-
AM26C31IDR
Texas Instruments

-
TLIN1021ADRQ1
Texas Instruments
-
MAX232IDR
Texas Instruments
-
AM26C32IDR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

