Texas Instruments TL052CDRG4
- Part No.:
- TL052CDRG4
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TL052CDRG4.pdf
- Description:
- IC OPAMP JFET 2 CIRCUIT 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TL052CDRG4 from Texas Instruments is a dual JFET-input operational amplifier with on-chip offset-voltage trimming, 4.5 MHz unity-gain bandwidth, 17.8 V/μs slew rate, and ±15 V supply capability. It delivers enhanced DC precision and AC performance over TL072/TL082 while maintaining pin compatibility for drop-in upgrades in audio preamps, sensor signal conditioning, and instrumentation circuits.
For engineers reviewing the TL052CDRG4 datasheet, TL052CDRG4 pinout, TL052CDRG4 application, or TL052CDRG4 equivalent, key selection criteria include input offset voltage (≤1.5 mV max at ±15 V), low 10.8 nV/√Hz input voltage noise at 1 kHz, high 10¹² Ω input resistance, and dual-channel SOIC-8 packaging suitable for space-constrained analog front-ends.
Technical Context
The TL052CDRG4 uses a JFET-input stage to achieve ultra-low input bias current (≤200 pA at 25°C) and high input impedance, enabling accurate amplification of high-impedance sources like piezoelectric sensors and photodiode transimpedance stages. Its trimmed offset and low drift (23 μV/°C) support stable DC-coupled gain stages without frequent recalibration.
Designed for dual-supply operation, it specifies full performance across ±5 V to ±15 V rails, with common-mode input range extending to within 2.3 V of either rail and output swing to within 1.1 V of rails under 2 kΩ load - critical for wide-dynamic-range signal processing in test equipment and data acquisition systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | ±5 V to ±15 V - supports both low-voltage portable designs and industrial ±15 V legacy systems |
| Input Offset Voltage | ≤1.5 mV (max, ±15 V, 25°C) - enables accurate DC amplification without external nulling circuitry |
| Unity-Gain Bandwidth | 4.5 MHz - sufficient for audio band (20 Hz–20 kHz) with >100 dB open-loop gain margin |
| Slew Rate | 17.8 V/μs (positive), 15.9 V/μs (negative) - supports clean 10 Vpp signals up to ~280 kHz without distortion |
| Input Voltage Noise | 10.8 nV/√Hz at 1 kHz - lower than TL082 (18 nV/√Hz), critical for low-level sensor interfacing |
| Common-Mode Rejection | ≥92 dB (typ, ±15 V) - rejects power supply ripple and ground noise in differential configurations |
| Input Resistance | 10¹² Ω - preserves signal integrity from megohm-range sources like pH electrodes and capacitive sensors |
Pinout & Package
TL052CDRG4 is supplied in an 8-pin SOIC (D package) with 4.90 mm × 3.90 mm body size and standard JEDEC MS-012AC footprint. Pin 1 is channel 1 output; pins 2 and 3 are inverting/non-inverting inputs for channel 1; pin 4 is VCC–; pins 5 and 6 are non-inverting/inverting inputs for channel 2; pin 7 is channel 2 output; pin 8 is VCC+.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1OUT | Output | Amplified output signal from first op-amp channel - drives loads up to 80 mA |
| 1IN– | Input | Inverting input of channel 1 - used for feedback networks and inverting gain configurations |
| 1IN+ | Input | Non-inverting input of channel 1 - connects to high-impedance signal sources with minimal loading |
| VCC– | Power | Negative supply rail - must be decoupled with ≥0.1 μF ceramic capacitor near pin |
| 2IN+ | Input | Non-inverting input of channel 2 - electrically isolated from channel 1 for dual independent signal paths |
| 2IN– | Input | Inverting input of channel 2 - supports differential pair or active filter topologies |
| 2OUT | Output | Amplified output signal from second op-amp channel - shares no internal coupling with 1OUT |
| VCC+ | Power | Positive supply rail - requires symmetric decoupling to VCC– for optimal PSRR performance |
Key Features
| Feature | Design Value |
|---|---|
| On-chip offset trimming | Reduces initial VIO to ≤1.5 mV (vs. ≤5 mV in untrimmed TL082), minimizing calibration overhead in production test |
| JFET input stage | Delivers 10¹² Ω input resistance and ≤200 pA input bias current - essential for integrating capacitors and high-Z sensors |
| Low 10.8 nV/√Hz noise at 1 kHz | Enables 16-bit-equivalent SNR in 20 kHz bandwidth applications without external noise filtering |
| 4.5 MHz bandwidth with 60° phase margin | Ensures stable unity-gain follower operation into 2 kΩ//100 pF loads without external compensation |
| Pin-compatible with TL072/TL082 | Allows direct PCB replacement in existing designs - no layout changes required for functional upgrade |
Applications
| Audio Pre-amplifier | Sensor Signal Conditioning |
|---|---|
Use Scenario: Amplifying low-level microphone or phono cartridge outputs before ADC sampling in studio-grade audio interfaces. IC Role / Device Role / Timing Role: Dual-channel voltage amplifier providing selectable gain (10–100×) with DC-coupled topology and low THD (0.00021%). Use Value: 10.8 nV/√Hz input noise and 4.5 MHz bandwidth preserve transient detail and stereo channel matching without added noise floor penalty. | Use Scenario: Conditioning output from high-impedance pH electrodes or piezoelectric accelerometers in environmental monitoring nodes. IC Role / Device Role / Timing Role: First-stage transimpedance or buffer amplifier leveraging 10¹² Ω input resistance and ≤200 pA bias current to prevent signal attenuation. Use Value: Input offset drift <23 μV/°C ensures stable baseline over temperature swings, reducing recalibration frequency in field-deployed units. |
| Instrumentation Amplifier Front-End | Data Acquisition System Analog Front-End |
Use Scenario: Building 3-op-amp instrumentation amplifiers with adjustable gain and offset null for medical ECG or strain gauge readouts. IC Role / Device Role / Timing Role: Two matched amplifiers (U1A/U1B) forming differential input stage; third (U2A) as output gain stage - all from same TL052CDRG4 die. Use Value: Channel-to-channel crosstalk attenuation ≥106 dB prevents interference between differential legs, preserving CMRR >92 dB in final design. | Use Scenario: Multiplexed analog input conditioning in 12-bit to 16-bit DAQ modules requiring simultaneous sampling of multiple sensor types. IC Role / Device Role / Timing Role: Dual independent buffers driving multiplexer inputs - each channel handles separate sensor path with rail-to-rail compatible output swing. Use Value: Output swing to within 1.1 V of ±15 V rails ensures full-scale utilization of ADC reference, maximizing effective resolution without clipping. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual FET-input operational amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TL072CDR | Higher 18 nV/√Hz input noise; no on-chip offset trimming (VIO ≤6 mV); 3 MHz bandwidth | Acceptable where cost sensitivity outweighs precision requirements; unsuitable for sub-mV DC accuracy | Choose TL072CDR only when budget constraints preclude TL052CDRG4 and noise/offset specs are relaxed |
| OPA2134PA | Lower 8 nV/√Hz noise; higher 8 MHz bandwidth; ±18 V rating; SO-8 package but not pin-compatible | Requires PCB redesign; preferred for high-fidelity audio or wideband sensor systems needing >4.5 MHz response | Select OPA2134PA when upgrading system performance justifies layout revision and higher BOM cost |
Compared with TL072CDR, TL052CDRG4 provides tighter offset control and lower noise for precision DC-coupled stages; compared with OPA2134PA, it offers drop-in replacement capability at lower cost but trades bandwidth and ultimate noise performance.
Availability
TL052CDRG4 is available at Aetrix Electronics and suitable for audio pre-amplifiers, sensor signal conditioners, instrumentation amplifier front-ends, and data acquisition system analog front-ends requiring stable component supply and long-term manufacturability.
Supply support for TL052CDRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in precision op-amp design and manufacturing.
The TL05x family was developed to deliver enhanced FET-input op-amp performance - specifically improved DC accuracy, lower noise, and faster slew rates - while maintaining backward compatibility with industry-standard TL07x/TL08x footprints for seamless system upgrades.
FAQ
What is the maximum supply voltage rating for TL052CDRG4?
The TL052CDRG4 has an absolute maximum supply voltage rating of ±18 V, with recommended operating range from ±5 V to ±15 V. Operation at ±15 V is fully characterized across 0°C to 70°C ambient, delivering specified performance for input offset voltage (≤1.5 mV), slew rate (17.8 V/μs), and output swing (±13.9 V into 10 kΩ). Exceeding ±18 V risks permanent device damage per TI's Absolute Maximum Ratings table.
Does TL052CDRG4 support single-supply operation?
The TL052CDRG4 is designed for dual-supply operation and is not characterized for true single-supply use. When operated from a single rail, DC biasing of inputs to mid-supply and use of a virtual ground (e.g., TI TLE2426) are mandatory to stay within common-mode input voltage limits (–11 V to +11 V at ±15 V supplies). TI explicitly recommends LinCMOS TLC-series op-amps for native single-supply applications.
What is the input bias current specification for TL052CDRG4 at 70°C?
At 70°C and ±15 V supply, the TL052CDRG4 exhibits a maximum input bias current of 4 nA per input, as specified in Section 4.4 of the SLOS178B datasheet. This value reflects worst-case behavior across process variation and temperature - significantly lower than bipolar-input op-amps (typically >100 nA), making TL052CDRG4 suitable for high-impedance sensor interfaces where leakage would otherwise dominate error budgets.
Is TL052CDRG4 pin-compatible with TL082CP?
Yes, TL052CDRG4 is fully pin-compatible with TL082CP in the 8-pin PDIP package and with TL082CDR in SOIC-8. Pin functions match exactly: pins 1–4 and 5–8 serve identical roles (1OUT, 1IN–, 1IN+, VCC–, 2IN+, 2IN–, 2OUT, VCC+). This allows direct replacement in existing PCB layouts without modification - a core design goal confirmed in TI's Description section and Pin Configuration documentation.
What is the typical crosstalk attenuation between channels in TL052CDRG4?
The TL052CDRG4 provides typical crosstalk attenuation of 106 dB between its two independent amplifier channels, measured under unity-gain conditions with AVD = 100. This high isolation level ensures minimal signal coupling - critical in dual-path applications such as stereo audio buffering or differential sensor pairs - and is verified across both ±5 V and ±15 V supply conditions per Section 4.4 Electrical Characteristics.
TL052CDRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- LinCMOS™
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Amplifier Type:
- J-FET
- Number of Circuits:
- 2
- Output Type:
- -
- Slew Rate:
- 20.7V/µs
- Gain Bandwidth Product:
- 3 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 30 pA
- Voltage - Input Offset:
- 650 µV
- Current - Supply:
- 4.8mA (x2 Channels)
- Current - Output / Channel:
- 80 mA
- Voltage - Supply Span (Min):
- 10 V
- Voltage - Supply Span (Max):
- 30 V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
TL052CDRG4 FAQ
1.How can I place an order for TL052CDRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TL052CDRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TL052CDRG4 reliable?
The price and inventory of TL052CDRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TL052CDRG4 is usually 5 days.
3.What payment methods are accepted for TL052CDRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TL052CDRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TL052CDRG4?
TL052CDRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TL052CDRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TL052CDRG4?
For technical support, including TL052CDRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TL052CDRG4 requirements.
6.How does Aetrix verify that TL052CDRG4 is sourced from the original manufacturer or authorized distributors?
All TL052CDRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TL052CDRG4 meets industry standards.
7.What is the process for return or replacement of TL052CDRG4?
All TL052CDRG4 units undergo pre-shipment inspection (PSI). If there is an issue with TL052CDRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TL052CDRG4 part is unused and in its original packaging.
Return procedure for TL052CDRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TL052CDRG4 Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
