Texas Instruments TL052IDG4
- Part No.:
- TL052IDG4
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TL052IDG4.pdf
- Description:
- IC OPAMP JFET 2 CIRCUIT 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,705
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TL052IDG4 from Texas Instruments is a dual FET-input operational amplifier with on-chip offset-voltage trimming, 4.5 MHz unity-gain bandwidth, 17.8 V/μs slew rate (±15 V), and 0.65 mV max input offset voltage at 25°C. It operates from ±5 V to ±15 V supplies and targets precision analog signal conditioning in test equipment and sensor interfaces.
For engineers reviewing the TL052IDG4 datasheet, TL052IDG4 pinout, TL052IDG4 application, or TL052IDG4 equivalent, key selection criteria include its low 10 pA input bias current, 10¹² Ω input resistance, 106 dB crosstalk attenuation, and compatibility with high-impedance sources such as piezoelectric sensors and photodiode transimpedance stages.
Technical Context
The TL052IDG4 uses a JFET-input front-end architecture optimized for low input current and high DC precision, with on-die trimming to achieve sub-millivolt offset. Its internal compensation ensures stable unity-gain operation with ≤100 pF capacitive load.
It delivers improved AC performance over TL072/TL082-higher bandwidth and faster slew rate-without increasing quiescent current (8.4 mA typical at ±15 V). The device is specified across industrial temperature range (–40°C to +85°C) and supports dual-supply operation only.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | ±5 V to ±15 V - supports standard dual-rail lab and industrial supply rails |
| Unity-Gain Bandwidth | 4.5 MHz - enables stable amplification of audio-band and low-speed control signals |
| Slew Rate | 17.8 V/μs (±15 V) - supports clean 10 kHz full-scale sine output into 2 kΩ load |
| Input Offset Voltage | 0.65 mV max (25°C, ±15 V) - reduces DC error in precision gain stages and active filters |
| Input Bias Current | 10 pA typical (25°C) - preserves signal integrity with >1 MΩ source impedances |
| Crosstalk Attenuation | 106 dB - prevents channel-to-channel interference in dual-channel instrumentation |
| Common-Mode Range | –12.3 V to +15.1 V (±15 V) - allows rail-to-rail input operation near supply extremes |
Pinout & Package
TL052IDG4 is housed in an 8-pin SOIC (D package), 4.90 mm × 3.90 mm body size, with gull-wing leads and standard JEDEC MS-012AC footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1OUT | Output | Amplifier A output - drives external load or feedback network |
| 1IN– | Input | Inverting input of channel A - accepts feedback or signal inversion path |
| 1IN+ | Input | Non-inverting input of channel A - connects to high-Z sensor or reference |
| VCC– | Power | Negative supply rail - must be decoupled locally with 0.1 μF ceramic |
| 2IN+ | Input | Non-inverting input of channel B - independent signal path from channel A |
| 2IN– | Input | Inverting input of channel B - supports differential or inverting configurations |
| 2OUT | Output | Amplifier B output - electrically isolated from channel A except via shared supplies |
| VCC+ | Power | Positive supply rail - requires symmetric decoupling to VCC– for noise rejection |
Key Features
| Feature | Design Value |
|---|---|
| On-chip offset trimming | Reduces initial VIO to ≤0.65 mV, minimizing calibration effort in production test fixtures |
| FET input stage | 10¹² Ω input resistance and 10 pA bias current enable direct interfacing with piezoelectric accelerometers |
| High crosstalk isolation | 106 dB channel separation maintains signal fidelity in dual-channel data acquisition front-ends |
| Stable unity-gain operation | Internally compensated for ≥100 pF load capacitance - eliminates need for external compensation in most layouts |
| Industrial temperature range | Specified from –40°C to +85°C - suitable for embedded systems deployed in uncontrolled environments |
Applications
| Test & Measurement Instrumentation | High-Impedance Sensor Interface |
|---|---|
Use Scenario: Precision DC-coupled voltage amplification in benchtop multimeters and oscilloscope front-ends. IC Role / Device Role / Timing Role: Dual-channel op-amp configured as differential input stage and buffer for ADC driver. Use Value: Low 0.65 mV offset and 10 pA bias current minimize zero-error drift and loading error on passive attenuator networks. | Use Scenario: Signal conditioning for piezoelectric pressure sensors in industrial monitoring systems. IC Role / Device Role / Timing Role: Charge amplifier and low-noise buffer with guard-ring compatible inputs. Use Value: 10¹² Ω input resistance preserves sensor charge integrity; 10.8 nV/√Hz noise floor maintains SNR above 80 dB in 1 kHz bandwidth. |
| Audio Pre-amplification | Active Filter Design |
Use Scenario: Low-distortion microphone preamplifier in professional audio mixers. IC Role / Device Role / Timing Role: First-stage gain block with adjustable gain and DC servo loop. Use Value: 0.00021% THD at 1 kHz ensures transparent signal reproduction; 4.5 MHz bandwidth supports ultrasonic content preservation. | Use Scenario: 2nd-order Sallen-Key low-pass filter in anti-aliasing stages before SAR ADCs. IC Role / Device Role / Timing Role: Unity-gain stable amplifier implementing frequency-selective transfer function. Use Value: 60° phase margin and 17.8 V/μs slew rate prevent peaking or distortion at cutoff frequencies up to 100 kHz. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual FET-input operational amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TL072CDR | Higher 10 mV max VIO, 16 V/μs slew rate, 3 MHz GBW, no on-chip trimming | Lower precision; acceptable where calibration compensates offset | Choose TL072CDR for cost-sensitive designs where ±2 mV offset is tolerable |
| OPA2134PA | Lower 0.5 mV max VIO, 20 V/μs slew rate, 8 MHz GBW, bipolar FET hybrid input | Higher speed and lower noise; requires tighter layout for stability | Choose OPA2134PA when 80 dB SNR and <100 ns settling time are required |
Compared with TL072CDR, TL052IDG4 offers tighter offset and better AC specs; compared with OPA2134PA, it trades some bandwidth and noise performance for proven SOIC reliability and lower cost in industrial-grade applications.
Availability
TL052IDG4 is available at Aetrix Electronics and suitable for test equipment, sensor interface modules, and audio preamplifiers requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for TL052IDG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of heritage in precision op-amp design and manufacturing.
The TL05x family was developed to upgrade legacy TL07x/TL08x circuits with enhanced DC accuracy and AC response while maintaining pin compatibility-targeting industrial instrumentation, medical devices, and audio systems.
FAQ
What is the maximum operating supply voltage for TL052IDG4?
The TL052IDG4 has an absolute maximum supply voltage rating of ±18 V. However, it is fully specified for reliable operation from ±5 V to ±15 V. Operating beyond ±15 V may exceed recommended conditions and impact long-term reliability or parametric guarantees defined in the datasheet. Always observe common-mode input limits relative to the chosen supply rails when using TL052IDG4.
Does TL052IDG4 support single-supply operation?
No, TL052IDG4 is designed exclusively for dual-supply operation. Its input common-mode range and output swing are specified only for symmetric ±VCC configurations. Attempting single-supply use without proper DC biasing violates the recommended operating conditions and risks saturation, distortion, or undefined behavior. For single-supply applications, TI recommends LinCMOS families like TLC27L2 instead of TL052IDG4.
What is the input bias current specification of TL052IDG4 at 85°C?
At 85°C, the TL052IDG4 exhibits a maximum input bias current of 0.7 nA under ±15 V supply conditions, as confirmed in Section 4.5 of the datasheet. This value reflects worst-case leakage across process and temperature extremes. At room temperature (25°C), the typical input bias current is 30 pA, making TL052IDG4 suitable for ultra-high-impedance nodes where thermal drift must remain bounded.
Can TL052IDG4 drive a 1000 pF capacitive load directly?
TL052IDG4 is not guaranteed to remain stable with 1000 pF capacitive loads without external series resistance. The datasheet specifies stable unity-gain operation up to 100 pF. For larger loads, a small resistor (e.g., 20–100 Ω) must be added in series with the output to isolate the amplifier from the capacitive reactance. This technique restores phase margin and prevents ringing or oscillation in circuits using TL052IDG4.
How does TL052IDG4 differ from TL052CP?
TL052IDG4 is the industrial-grade (–40°C to +85°C) version in SOIC packaging, while TL052CP is the commercial-grade (0°C to +70°C) version in PDIP packaging. Both share identical electrical specifications, pinout, and functionality-but TL052IDG4 undergoes extended temperature screening and is qualified for harsher environments. The 'I' suffix denotes industrial temperature grade, and 'DG4' specifies SOIC-8 with green (lead-free) finish, whereas 'CP' indicates PDIP-8 with legacy finish.
TL052IDG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- LinCMOS™
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Amplifier Type:
- J-FET
- Number of Circuits:
- 2
- Output Type:
- -
- Slew Rate:
- 20.7V/µs
- Gain Bandwidth Product:
- 3 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 30 pA
- Voltage - Input Offset:
- 650 µV
- Current - Supply:
- 4.8mA (x2 Channels)
- Current - Output / Channel:
- 80 mA
- Voltage - Supply Span (Min):
- 10 V
- Voltage - Supply Span (Max):
- 30 V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
TL052IDG4 FAQ
1.How can I place an order for TL052IDG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TL052IDG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TL052IDG4 reliable?
The price and inventory of TL052IDG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TL052IDG4 is usually 5 days.
3.What payment methods are accepted for TL052IDG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TL052IDG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TL052IDG4?
TL052IDG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TL052IDG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TL052IDG4?
For technical support, including TL052IDG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TL052IDG4 requirements.
6.How does Aetrix verify that TL052IDG4 is sourced from the original manufacturer or authorized distributors?
All TL052IDG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TL052IDG4 meets industry standards.
7.What is the process for return or replacement of TL052IDG4?
All TL052IDG4 units undergo pre-shipment inspection (PSI). If there is an issue with TL052IDG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TL052IDG4 part is unused and in its original packaging.
Return procedure for TL052IDG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TL052IDG4 Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
