Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Instrumentation, Op Amps, Buffer Amps

STMicroelectronics TL064IDT

Name: TL064IDT
Brand: STMicroelectronics
SKU: TL064IDT
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TL064IDT

Manufacturer:: STMicroelectronics

Category:: Instrumentation, Op Amps, Buffer Amps

Package:: 14-SOIC (0.154", 3.90mm Width)

Datasheet:: TL064IDT.pdf

Description:: IC OPAMP JFET 4 CIRCUIT 14SO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:17,226

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TL064IDT from STMicroelectronics is a low-power JFET-input quad operational amplifier designed for precision analog signal conditioning in space-constrained industrial and instrumentation systems. It delivers 200 µA supply current per amplifier, ±11.5 V input common-mode range (up to V_CC+), 3.5 V/µs slew rate, and 1 MHz gain-bandwidth product - enabling stable DC-coupled amplification and AC signal processing in multi-channel sensor front-ends.

For engineers reviewing the TL064IDT datasheet, TL064IDT pinout, TL064IDT application, or TL064IDT equivalent, key selection criteria include its JFET-input high-impedance (10¹² Ω), low input bias current (≤200 pA), output short-circuit protection, and SO-14 package compatibility with automated SMT assembly - critical for battery-powered data loggers, programmable logic controller (PLC) analog I/O modules, and audio distribution circuits requiring channel isolation.

Technical Context

The TL064IDT integrates four matched JFET-input op-amp cells on a single monolithic die, each featuring internal frequency compensation for unity-gain stability and latch-up-free operation across ±15 V supplies. Its high input impedance and low input offset current (3–15 mV max, 5–200 pA I_ib) stem from the JFET differential pair architecture, minimizing loading on high-impedance sources like piezoelectric sensors or photodiode transimpedance nodes.

It operates over –40°C to +105°C with guaranteed performance: 20 V_PP output swing into 10 kΩ, 80 dB CMRR, 80 dB SVRR, and 120 dB channel separation at AV = 100 - supporting simultaneous multi-channel signal routing without crosstalk-induced measurement error in 16-bit ADC driver stages.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Current	200 µA per amplifier - enables 4-channel analog signal conditioning in <1 mA total system bias current designs.
Slew Rate	3.5 V/µs - supports faithful reproduction of ≤100 kHz small-signal waveforms with <10% distortion in active filters.
Input Bias Current	≤200 pA at +25°C - preserves accuracy when interfacing with >1 MΩ source impedances (e.g., pH electrodes).
Common-Mode Range	±11.5 V (with ±15 V supply) - allows rail-to-rail input operation while maintaining specified offset and gain.
Gain-Bandwidth Product	1 MHz - sets usable closed-loop bandwidth to ~100 kHz at gain = 10, suitable for anti-aliasing and sensor amplification.
Input Resistance	10¹² Ω - prevents signal attenuation in high-Z sensor interfaces and passive filter networks.
Channel Separation	120 dB at AV = 100 - ensures <0.0001% inter-channel coupling in multi-output audio distribution or multiplexed sensor arrays.

Pinout & Package

TL064IDT is housed in a 14-pin SOIC (SO-14) surface-mount plastic micropackage (JEDEC MS-012AC), 8.75 mm × 5.8 mm footprint, 1.75 mm height, with 1.27 mm pitch and gull-wing leads - optimized for reflow soldering and PCB area efficiency.

Pin/Terminal	Circuit Role	Design Meaning
1	Inverting Input (Amplifier A)	Differential input node for first op-amp; requires matched trace length to non-inverting input to minimize EMI pickup.
2	Non-inverting Input (Amplifier A)	High-impedance reference node; must be guarded if used with >100 kΩ source impedance to prevent leakage-induced offset.
3	Output (Amplifier A)	Class-AB output stage capable of ±13.5 V swing into 10 kΩ; short-circuit protected but not rated for continuous fault conditions.
4	V_CC– (Negative Supply)	Ground reference for dual-supply operation; must be decoupled with 100 nF ceramic capacitor within 5 mm of pin.
5	Inverting Input (Amplifier B)	Second independent amplifier input; electrically isolated from Amplifier A except via shared supply rails.
6	Non-inverting Input (Amplifier B)	Independent high-Z input; no internal connection to other channels - enables true 4-channel parallel processing.
7	Output (Amplifier B)	Output stage identical to Pin 3; channel separation >120 dB ensures minimal interaction with Amplifier A output.
8	Output (Amplifier C)	Third op-amp output; layout symmetry with Pins 3 and 7 reduces thermal gradient-induced drift in multi-stage designs.
9	Inverting Input (Amplifier C)	Input for third amplifier; pin numbering follows standard quad op-amp sequence (A/B/C/D left-to-right).
10	Non-inverting Input (Amplifier C)	High-impedance node; same JFET input structure as Pins 1 and 2 - matched offset and bias characteristics across all four channels.
11	V_CC+ (Positive Supply)	Must be bypassed with 100 nF ceramic + 10 µF tantalum; ripple <10 mV_PP required for <1 µV output noise contribution.
12	Inverting Input (Amplifier D)	Fourth amplifier input; shares same process-matched transistor pair as other inputs - critical for chopper-stabilized reference buffers.
13	Non-inverting Input (Amplifier D)	Final high-Z input; enables full 4-channel signal conditioning without external multiplexing or discrete op-amps.
14	Output (Amplifier D)	Fourth output; supports independent feedback networks - used in quad integrators, 4-phase PLLs, or multi-sensor calibration circuits.

Key Features

Feature	Design Value
Very low power consumption	200 µA per amplifier enables 4-channel analog front-end operation under 1 mA total supply current - ideal for energy-harvesting sensor nodes.
High input impedance JFET stage	10¹² Ω input resistance minimizes loading on high-impedance sources such as electret microphones and capacitive touch sensors.
Output short-circuit protection	Internal current limiting prevents destructive failure during accidental output grounding - eliminates need for external series resistors in test fixtures.
Wide common-mode voltage range	±11.5 V input range with ±15 V supply allows direct interface to signals referenced to either rail - simplifies level-shifting in mixed-voltage systems.
Latch-up free operation	Guaranteed immunity to CMOS latch-up under overvoltage transients - essential for robustness in industrial control environments with noisy ground returns.

Applications

Industrial Sensor Signal Conditioning

Audio Distribution Amplifier

Use Scenario: Amplifying low-level outputs from RTD, thermocouple, or strain gauge bridges in PLC analog input modules.

IC Role / Device Role / Timing Role: Quad op-amp provides simultaneous instrumentation amplifier stages (2× for differential gain, 2× for reference buffering and filtering).

Use Value: 200 pA max input bias current avoids gain error in 10 kΩ bridge configurations; 120 dB channel separation prevents cross-talk between adjacent temperature and pressure channels.

Use Scenario: Distributing line-level audio from a single source to four independent outputs (e.g., studio monitor feeds, public address zones).

IC Role / Device Role / Timing Role: Four unity-gain voltage followers isolate source impedance and drive multiple 10 kΩ loads without interaction.

Use Value: 120 dB channel separation ensures <−120 dB crosstalk between outputs; 3.5 V/µs slew rate preserves transient fidelity up to 20 kHz.

Multi-Channel Data Acquisition Front-End

Programmable Gain Instrumentation Amplifier Core

Use Scenario: Preconditioning four analog sensor channels before multiplexing into a single 16-bit SAR ADC in environmental monitoring equipment.

IC Role / Device Role / Timing Role: Each amplifier configured as selectable-gain stage (1×, 10×, 100×) with external resistor networks; shared V_REF buffer on fourth channel.

Use Value: Matched input offset (3–15 mV) and tempco (10 µV/°C) across all four units reduce calibration overhead; SO-14 package fits dense 0.5 mm pitch PCB layouts.

Use Scenario: Building a 3-op-amp instrumentation amplifier where two TL064IDT channels serve as input buffers and the third implements difference amplification.

IC Role / Device Role / Timing Role: Dual JFET-input buffers reject common-mode noise; third channel provides precise 1–1000× gain with external ratio-matched resistors.

Use Value: High CMRR (80–86 dB) and SVRR (80–95 dB) ensure >80 dB effective rejection of 50/60 Hz interference and supply ripple in medical-grade biopotential acquisition.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad JFET-input operational amplifier applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TL074CDT	Higher slew rate (13 V/µs), lower input noise (18 nV/√Hz), but higher supply current (2.5 mA per amp).	Better suited for wideband audio or fast pulse amplification; less optimal for ultra-low-power battery operation.	Select TL074CDT when bandwidth >3 MHz or noise <20 nV/√Hz is required; avoid where <1 mA total quiescent current is mandatory.
RC4136DT	Lower input offset (0.5 mV typ), wider supply range (±4 to ±18 V), but no SO-14 packaging option - only DIP-14 and SOIC-16 variants.	Preferred for precision DC-coupled applications needing sub-millivolt offset; incompatible with SO-14 footprint constraints.	Choose RC4136DT for high-accuracy sensor conditioning where offset drift dominates error budget; verify board layout supports alternate package.

Compared with TL064IDT, TL074CDT trades 12× higher power for 4× faster response and half the noise, while RC4136DT offers 5× lower offset at the cost of footprint flexibility - making TL064IDT the optimal balance of low power, SO-14 compatibility, and JFET-input integrity for industrial multichannel signal chains.

Availability

TL064IDT is available at Aetrix Electronics and suitable for industrial sensor interfaces, programmable logic controller (PLC) analog I/O modules, and audio distribution circuits requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for TL064IDT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, microcontroller, power, and sensor solutions for industrial, automotive, and consumer markets.

The TL064 series belongs to ST's legacy precision analog portfolio, engineered specifically for low-power, high-input-impedance signal conditioning in harsh industrial environments - emphasizing reliability, temperature stability, and ease of use in multi-channel systems.

FAQ

What is the maximum operating supply voltage for TL064IDT?

The absolute maximum supply voltage is ±18 V, but the recommended operating range is ±6 V to ±18 V (i.e., 12 V to 36 V total). Operation at ±15 V is typical for datasheet characterization and ensures full specification compliance across –40°C to +105°C, including 20 V_PP output swing and 120 dB channel separation.

Does TL064IDT require external compensation capacitors?

No - TL064IDT features internal frequency compensation optimized for unity-gain stability with capacitive loads up to 100 pF. External compensation is unnecessary for gains ≥1; however, for gains <1 (e.g., attenuators), a small series resistor (10–50 Ω) at the output may improve phase margin when driving >1 nF loads.

Can TL064IDT drive a 600 Ω audio load directly?

No - TL064IDT is not specified for 600 Ω loads. Its output swing degrades significantly below 2 kΩ, and sustained 600 Ω operation risks thermal overload due to >100 mW dissipation. For audio line drivers, use it into ≥10 kΩ, then add a dedicated output buffer (e.g., BUF634) for low-impedance loads.

How does TL064IDT handle input overvoltage beyond the supply rails?

Input voltage magnitude must not exceed the supply voltage magnitude or 15 V, whichever is smaller. Exceeding this risks junction breakdown in the JFET input stage. For applications with potential overvoltage (e.g., sensor disconnect transients), external clamping diodes to V_CC+/V_CC– are recommended - the device itself lacks built-in rail-to-rail input protection.

TL064IDT Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 14-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Amplifier Type:: J-FET

Number of Circuits:: 4

Output Type:: -

Slew Rate:: 3.5V/µs

Gain Bandwidth Product:: 1 MHz

-3db Bandwidth:: -

Current - Input Bias:: 30 pA

Voltage - Input Offset:: 3 mV

Current - Supply:: 200µA (x4 Channels)

Current - Output / Channel:: 20 mA

Voltage - Supply Span (Min):: 6 V

Voltage - Supply Span (Max):: 36 V

Operating Temperature:: -40°C ~ 105°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-SO

TL064IDT FAQ

1.How can I place an order for TL064IDT through Aetrix?

Please submit a Request for Quotation (RFQ) for TL064IDT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TL064IDT reliable?

The price and inventory of TL064IDT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TL064IDT is usually 5 days.

3.What payment methods are accepted for TL064IDT?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TL064IDT transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TL064IDT?

TL064IDT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TL064IDT order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TL064IDT?

For technical support, including TL064IDT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TL064IDT requirements.

6.How does Aetrix verify that TL064IDT is sourced from the original manufacturer or authorized distributors?

All TL064IDT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TL064IDT meets industry standards.

7.What is the process for return or replacement of TL064IDT?

All TL064IDT units undergo pre-shipment inspection (PSI). If there is an issue with TL064IDT, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TL064IDT part is unused and in its original packaging.

Return procedure for TL064IDT:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…