My Inquiry
My Account
Texas Instruments TL087IP
- Part No.:
- TL087IP
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
TL087IP.pdf
- Description:
- IC OPAMP JFET 2 CIRCUIT 8DIP
- Quantity:
- Payment:
- Shipping:
Inventory:1,140
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TL087IP from Texas Instruments is a JFET-input dual operational amplifier designed for precision analog signal conditioning in industrial and test equipment. It delivers 0.5 mV max input offset voltage, 18 V/µs typical slew rate, and 3 MHz unity-gain bandwidth at ±15 V supply, operating across −40°C to 85°C. Its high input impedance (>10¹² Ω) and low input bias current (30 pA typ) support low-noise sensor interfacing.
For engineers reviewing the TL087IP datasheet, TL087IP pinout, TL087IP application, or TL087IP equivalent, key selection criteria include input offset voltage stability over temperature, JFET-input noise performance at high source impedances, rail-to-rail output swing capability under load, and compatibility with ±5 V to ±15 V dual supplies in legacy analog systems.
Technical Context
The TL087IP integrates matched high-voltage JFET and bipolar transistors on a monolithic die to achieve low input offset voltage drift and high common-mode rejection (80–93 dB). Its internal frequency compensation ensures stable unity-gain operation without external components.
It features two independent amplifiers per package, each with dedicated offset null pins (OFFSET N1/OFFSET N2), enabling precise calibration of DC error. The device supports wide differential (±30 V) and common-mode (±11 V at ±15 V supply) input ranges while maintaining latch-up-free operation under transient stress.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Offset Voltage | 0.5 mV max at 25°C - enables sub-millivolt DC accuracy in precision instrumentation front-ends |
| Slew Rate | 18 V/µs typ - supports fast settling for 10-V step signals within ~0.56 µs (1% error) |
| Unity-Gain Bandwidth | 3 MHz - allows stable closed-loop gain ≥1 with minimal phase margin degradation |
| Input Bias Current | 30 pA typ - minimizes voltage error across high-impedance sensor bridges or photodiode circuits |
| Common-Mode Rejection | 80–93 dB - rejects power-supply ripple and EMI coupling in noisy industrial environments |
| Supply Voltage Range | ±5 V to ±15 V - interoperable with legacy ±12 V and modern ±5 V analog rails |
| Operating Temperature | −40°C to +85°C - qualified for industrial control and automated test equipment deployment |
Pinout & Package
TL087IP uses an 8-pin PDIP (P package) with 0.300-inch width, compliant with JEDEC MS-001. Pin 1 is OFFSET N1, Pin 2 is IN−, Pin 3 is IN+, Pin 4 is VCC−, Pin 5 is NC (no internal connection), Pin 6 is VCC+, Pin 7 is OUT, Pin 8 is OFFSET N2.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | OFFSET N1 | Adjustment terminal for first amplifier's input offset voltage via external potentiometer |
| 2 | IN− | Inverting input of first amplifier - high-impedance JFET node sensitive to PCB leakage |
| 3 | IN+ | Non-inverting input of first amplifier - used for unity-gain buffers and precision summing |
| 4 | VCC− | Negative supply rail connection - must be decoupled locally to suppress ground bounce |
| 5 | NC | No internal connection - left unconnected; no routing or grounding required |
| 6 | VCC+ | Positive supply rail connection - requires local 0.1-µF ceramic bypass capacitor |
| 7 | OUT | Output of first amplifier - capable of ±20 V peak-to-peak swing into 2-kΩ load |
| 8 | OFFSET N2 | Offset null terminal for second amplifier - independent calibration from first channel |
Key Features
| Feature | Design Value |
|---|---|
| JFET-input stage | Input impedance >10¹² Ω enables direct interface with piezoelectric sensors and high-Z pH electrodes |
| Internal frequency compensation | Guarantees stability at unity gain without external compensation capacitors |
| Latch-up-free operation | Withstands input overvoltage transients up to ±30 V without destructive latch-up |
| Low THD | 0.003% typical - preserves signal fidelity in audio preamplifier and waveform generator stages |
| Offset voltage adjustment | Dual independent null pins allow trimming of both amplifiers to <100 µV residual offset |
Applications
| Instrumentation Amplifier Front-End | Active Filter Stage |
|---|---|
Use Scenario: Precision measurement of millivolt-level thermocouple outputs in data acquisition systems. IC Role / Device Role / Timing Role: First-stage non-inverting amplifier with gain = 100, configured with matched resistors and offset nulling. Use Value: 0.5 mV max VIO and 10 µV/°C tempco ensure <±200 µV total DC error across −40°C to 85°C operating range. | Use Scenario: 4th-order low-pass filtering of motor current feedback before ADC sampling. IC Role / Device Role / Timing Role: Dual op-amp implementing cascaded Sallen-Key topology with 10 kHz cutoff. Use Value: 18 V/µs slew rate prevents distortion on 5-Vpp 5-kHz sine wave inputs; 3-MHz GBW supports filter Q-factor up to 10. |
| DC Motor Speed Controller | Oscilloscope Vertical Amplifier |
Use Scenario: Closed-loop tachometer signal conditioning and PWM error amplification. IC Role / Device Role / Timing Role: Integrator and comparator in analog PID loop with ±15 V rails. Use Value: Rail-to-rail output swing (±20 VPP into 2 kΩ) drives gate driver directly; latch-up immunity withstands motor back-EMF spikes. | Use Scenario: High-fidelity vertical deflection amplification in portable analog oscilloscopes. IC Role / Device Role / Timing Role: Unity-gain buffer and differential gain stage driving CRT deflection plates. Use Value: 19 nV/√Hz input noise and 0.003% THD preserve signal integrity for 100-mV/div sensitivity settings. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual JFET-input op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TL082CP | Same architecture but rated only for 0°C to 70°C; 1 mV max VIO vs TL087IP's 0.5 mV | Not suitable for extended industrial temperature deployments requiring −40°C startup | Select TL082CP only for cost-sensitive commercial-grade designs with ambient-limited operation |
| OPA2134PA | FET-input, lower VIO (0.5 mV max), higher GBW (8 MHz), but no offset null pins | Lacks hardware trim capability - requires digital calibration or higher-precision resistors | Choose OPA2134PA when higher speed and lower noise are critical, and system-level calibration is available |
Compared with TL082CP and OPA2134PA, TL087IP uniquely combines industrial temperature rating, factory-trimmed low offset, and dual independent null pins - making it irreplaceable in legacy test equipment requiring field-adjustable DC accuracy without firmware intervention.
Availability
TL087IP is available at Aetrix Electronics and suitable for industrial control systems, automated test equipment, and legacy instrumentation requiring stable component supply despite end-of-life status from Texas Instruments.
Supply support for TL087IP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with over 90 years of innovation in precision analog ICs.
The TL087IP belongs to TI's legacy JFET-input op-amp family, engineered for high-accuracy DC-coupled analog signal chains in industrial, medical, and test equipment where long-term reliability and calibration stability are critical.
FAQ
Is TL087IP still in production and available for new designs?
No - TL087IP is obsolete and no longer supplied by Texas Instruments. However, Aetrix Electronics maintains verified legacy stock with full traceability and offers lifecycle support including last-time buy coordination and cross-reference guidance for migration paths. TL087IP remains viable for repair, maintenance, and continuity of existing industrial systems.
What is the function of Pin 5 (NC) on TL087IP?
Pin 5 on TL087IP is explicitly designated "NC - No internal connection" in the official Texas Instruments datasheet. It must remain unconnected on the PCB; neither grounding nor routing is permitted. This pin exists solely for mechanical symmetry in the 8-pin PDIP package and carries no electrical function in TL087IP.
Can TL087IP operate from a single +15 V supply?
No - TL087IP is a dual-supply operational amplifier requiring symmetric positive and negative rails (e.g., ±5 V or ±15 V). It lacks a true single-supply input common-mode range extending to V−, and its input stage is not designed for rail-to-rail operation on a single supply. Attempting single-supply use will result in severe clipping and undefined behavior.
How do I adjust input offset voltage on TL087IP?
TL087IP provides two independent offset null terminals: Pin 1 (OFFSET N1) for Amplifier 1 and Pin 8 (OFFSET N2) for Amplifier 2. Connect a 10-kΩ potentiometer between these pins, with its wiper tied to VCC− (Pin 4). Adjusting the potentiometer balances internal JFET mismatches, reducing VIO to <100 µV. Do not connect either null pin directly to supply rails.
What is the maximum capacitive load TL087IP can drive without instability?
TL087IP is characterized with 100 pF load capacitance. Driving >100 pF risks peaking or oscillation due to phase margin erosion. For loads ≥300 pF, add a series isolation resistor (e.g., 50 Ω to 2 kΩ) between the output (Pin 7) and the capacitive load. This resistor moves the dominant pole away from the unity-gain frequency, restoring stability as confirmed in Figure 43 of the TL087IP datasheet.
TL087IP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Active
- Amplifier Type:
- J-FET
- Number of Circuits:
- 2
- Output Type:
- -
- Slew Rate:
- 18V/µs
- Gain Bandwidth Product:
- 3 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 30 pA
- Voltage - Input Offset:
- 100 µV
- Current - Supply:
- 2.6mA (x2 Channels)
- Current - Output / Channel:
- 80 mA
- Voltage - Supply Span (Min):
- 10 V
- Voltage - Supply Span (Max):
- 30 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
TL087IP FAQ
1.How can I place an order for TL087IP through Aetrix?
Please submit a Request for Quotation (RFQ) for TL087IP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TL087IP reliable?
The price and inventory of TL087IP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TL087IP is usually 5 days.
3.What payment methods are accepted for TL087IP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TL087IP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TL087IP?
TL087IP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TL087IP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TL087IP?
For technical support, including TL087IP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TL087IP requirements.
6.How does Aetrix verify that TL087IP is sourced from the original manufacturer or authorized distributors?
All TL087IP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TL087IP meets industry standards.
7.What is the process for return or replacement of TL087IP?
All TL087IP units undergo pre-shipment inspection (PSI). If there is an issue with TL087IP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TL087IP part is unused and in its original packaging.
Return procedure for TL087IP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TL087IP Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
