Texas Instruments TL7726IP
- Part No.:
- TL7726IP
- Manufacturer:
- Texas Instruments
- Category:
- Mixed Technology
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
TL7726IP.pdf
- Description:
- TVS DEV MIXED -200/+205V 8-PDIP
- Quantity:
- Payment:

- Shipping:

Inventory:6,956
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TL7726IP from Texas Instruments is a hex clamping circuit IC designed for transient voltage protection of CMOS inputs in industrial and automotive analog-to-digital converters and microprocessors. It features six independent clamp channels, ±25 mA clamping current capability, <1 mW standby power dissipation, and operates across –40°C to +85°C. Each channel actively sinks current when input voltage exceeds REF or falls below GND.
For engineers reviewing the TL7726IP datasheet, TL7726IP pinout, TL7726IP application, or TL7726IP equivalent, this device is selected for robust I/O protection where latch-up prevention, stable capacitive-load operation, and no output overshoot are required in harsh electrical environments.
Technical Context
The TL7726IP implements six identical voltage-clamp circuits referenced to an internal REF pin, each operating as a bidirectional shunt limiter with high-impedance standby (<10 µA) and low-impedance active state (≤2 Ω dynamic resistance). Clamping thresholds are defined relative to VREF: positive clamp at VREF + 200 mV (typ), negative clamp at –200 mV (typ).
It delivers 30 µs settling time under ±13 V transients with 600 Ω source impedance and maintains stable operation with any capacitive load - no external compensation required. The device draws zero static current from the protected signal path and requires only a single 5 V reference supply.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Clamping Current | ±25 mA per channel - sustains robust transient energy absorption without latch-up in protected CMOS devices |
| Clamp Voltage Tolerance | VIK+ = VREF + 200 mV (max); VIK– = –200 mV (min) - defines precise overvoltage/undervoltage trip boundaries |
| Standby Current | <10 µA per channel - eliminates loading on sensitive analog inputs during normal operation |
| Power Dissipation (Standby) | <1 mW total - enables use in low-power systems without thermal derating concerns |
| Operating Temperature | –40°C to +85°C - qualified for industrial and automotive under-hood sensor interface applications |
| Settling Time | 30 µs (10% to 90%) - ensures fast recovery after ESD or surge events without signal distortion |
| Reference Voltage Range | 4.5 V to 5.5 V - compatible with standard 5 V logic rails and ADC reference supplies |
Pinout & Package
TL7726IP is housed in an 8-pin plastic dual in-line package (PDIP), with 0.3-inch body width and through-hole mounting. Pin 1 is located at the left end of the top row (notch-down orientation), and the package is RoHS-compliant with NiPdAu lead finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | GND | Ground reference for all clamp circuits and internal biasing - must be low-impedance connection to system ground plane |
| 2–7 | CLAMP | Six independent clamping inputs - each connects directly to a protected signal line (e.g., ADC input, microprocessor I/O) |
| 8 | REF | Reference voltage input - sets clamping thresholds; typically tied to 5 V supply or precision reference |
Key Features
| Feature | Design Value |
|---|---|
| Latch-up protection | Prevents CMOS device failure by diverting transient current away from substrate paths - verified per JEDEC JESD78 |
| No output overshoot | Eliminates post-transient ringing that could falsely trigger downstream logic or ADC sampling errors |
| Capacitive load stability | Operates reliably with >1 nF capacitance on any CLAMP pin - no external RC snubbers required |
| Low standby power | Draws <10 µA per channel - preserves battery life and avoids self-heating in always-on monitoring circuits |
| Bidirectional clamping | Protects against both positive spikes (>VREF) and negative excursions ( |
Applications
| Automotive Sensor Interface | Industrial Data Acquisition |
|---|---|
Use Scenario: Protecting analog inputs of engine control unit (ECU) ADCs from load-dump and inductive switching transients on 12 V vehicle bus. IC Role / Device Role / Timing Role: Hex clamping circuit providing bidirectional voltage limiting at each sensor input channel before signal conditioning. Use Value: Enables direct connection of thermocouples, pressure sensors, and position sensors to 5 V ADCs without external TVS diodes or RC filters. |
Use Scenario: Safeguarding programmable logic controller (PLC) analog input modules exposed to 4–20 mA loop surges and field-wiring ESD. IC Role / Device Role / Timing Role: Input-stage transient suppressor for multi-channel isolated ADC front-ends in industrial automation systems. Use Value: Maintains signal integrity during 2 kV contact ESD events while preserving DC accuracy and settling behavior within 30 µs. |
| Medical Instrumentation | Test & Measurement Equipment |
Use Scenario: Shielding patient-connected biosignal amplifiers (ECG, EEG) from defibrillator-induced transients and EMI coupling. IC Role / Device Role / Timing Role: First-line analog input protector for high-impedance, low-noise instrumentation amplifiers feeding precision SAR ADCs. Use Value: Prevents amplifier saturation and latch-up without adding noise or offset drift - critical for sub-µV signal fidelity. |
Use Scenario: Securing oscilloscope and DMM analog front-end inputs against accidental overvoltage during probing of switched-mode power supplies. IC Role / Device Role / Timing Role: Signal-path clamp array placed ahead of programmable gain amplifiers and anti-aliasing filters. Use Value: Allows safe 10× probe compatibility up to ±13 V transients while maintaining flat frequency response to 1 MHz. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clamping circuit applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TL7726ID | Same electrical specs, but in SOIC-8 (D) package - 97°C/W θJA vs. 127°C/W for PDIP | Better thermal performance in high-density PCB layouts; requires surface-mount assembly | Select TL7726ID for space-constrained designs needing improved power dissipation margin |
| SN74LVC1G125DBVR | Single-channel 3-state buffer with integrated clamping - not hex, no REF pin, limited to 3.6 V VCC | Only suitable for low-voltage (1.65–3.6 V) digital I/O protection; lacks precision bidirectional clamping | Choose SN74LVC1G125DBVR only for 3.3 V logic-level buffering with basic ESD suppression - not a functional replacement |
Compared with TL7726ID, TL7726IP offers higher thermal resistance but simplified through-hole assembly; compared with SN74LVC1G125DBVR, it provides true analog-grade bidirectional clamping with user-defined threshold via REF, making it uniquely suited for precision ADC protection.
Availability
TL7726IP is available at Aetrix Electronics and suitable for industrial data acquisition, automotive sensor interfaces, and medical instrumentation requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for TL7726IP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of heritage in high-reliability industrial and automotive components.
The TL7726IP belongs to TI's legacy analog protection portfolio, engineered specifically for robust I/O hardening in mission-critical measurement and control systems where latch-up immunity and predictable clamping behavior are non-negotiable.
FAQ
What is the maximum reference voltage that can be applied to the REF pin of TL7726IP?
The absolute maximum rating for the REF pin is 6 V. However, the recommended operating range is 4.5 V to 5.5 V per datasheet specifications. Applying 5 V to REF sets the positive clamp threshold to ≤5.2 V and negative clamp to ≥–0.2 V. Exceeding 5.5 V risks violating the specified VREF tolerance band and may degrade clamping accuracy in TL7726IP.
Can TL7726IP be used to protect 3.3 V logic interfaces?
TL7726IP is not optimized for 3.3 V systems. Its REF pin requires 4.5–5.5 V for guaranteed performance, and clamping thresholds scale accordingly. Using 3.3 V on REF results in undefined VIK+/VIK– behavior and violates recommended operating conditions. For 3.3 V protection, TI recommends dedicated low-voltage clamp arrays such as the TPD2E001 - TL7726IP is intended for 5 V-centric analog and mixed-signal interfaces.
Does TL7726IP require external decoupling capacitors on the REF pin?
Yes - a 0.1 µF ceramic capacitor placed between REF and GND is strongly recommended to stabilize the reference node against high-frequency transients and ensure consistent clamping thresholds. This capacitor must be located within 5 mm of the TL7726IP REF pin per layout guidelines in the datasheet. Omitting it may cause threshold shift or oscillation during fast-edge events, compromising protection integrity in TL7726IP.
How many clamping channels does TL7726IP provide, and how are they configured?
TL7726IP integrates six independent clamping circuits, each with its own input terminal (pins 2–7), sharing only GND (pin 1) and REF (pin 8). Each channel operates autonomously: high-impedance standby (<10 µA) when VI is between GND and REF, and low-impedance sink (up to 25 mA) when VI < GND or VI > REF. No inter-channel coupling or shared control logic exists in TL7726IP.
Is TL7726IP pin-compatible with other variants like TL7726CD or TL7726QD?
Yes - all TL7726 variants (including TL7726CD, TL7726ID, TL7726QD, and TL7726IP) share identical 8-pin PDIP/SOIC footprints and pin functions. Pin 1 = GND, pins 2–7 = CLAMP, pin 8 = REF. The only differences are temperature grade (C/I/Q) and package type (D/P). TL7726IP uses the same pinout as TL7726CP and TL7726ID, enabling direct board-level substitution where thermal and reliability requirements align.
TL7726IP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Voltage - Clamping:
- -200/+205V
- Technology:
- Mixed Technology
- Number of Circuits:
- 6
- Applications:
- General Purpose
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
TL7726IP FAQ
1.How can I place an order for TL7726IP through Aetrix?
Please submit a Request for Quotation (RFQ) for TL7726IP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TL7726IP reliable?
The price and inventory of TL7726IP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TL7726IP is usually 5 days.
3.What payment methods are accepted for TL7726IP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TL7726IP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TL7726IP?
TL7726IP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TL7726IP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TL7726IP?
For technical support, including TL7726IP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TL7726IP requirements.
6.How does Aetrix verify that TL7726IP is sourced from the original manufacturer or authorized distributors?
All TL7726IP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TL7726IP meets industry standards.
7.What is the process for return or replacement of TL7726IP?
All TL7726IP units undergo pre-shipment inspection (PSI). If there is an issue with TL7726IP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TL7726IP part is unused and in its original packaging.
Return procedure for TL7726IP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TL7726IP Tags

-
ESD03A5V5R17V
Stackpole Electronics Inc

-
ESDU02A5V5R17V
Stackpole Electronics Inc
-
0603ESDA-MLP7
Eaton - Electronics Division
.jpg)
-
0603ESDA2-TR2
Eaton - Electronics Division

-
PS04LTVA1
Eaton - Electronics Division
.jpg)
-
0402ESDA-MLP1
Eaton - Electronics Division
.jpg)
-
0402ESDA-MLP7
Eaton - Electronics Division

-
TPD2S017DBVR
Texas Instruments
.jpg)
-
V2F105A150Y2EDP
KYOCERA AVX

-
82307050029
Würth Elektronik
-
NCP360SNT1G
onsemi
.jpg)
-
V2F118A400Y2EDP
KYOCERA AVX
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

