Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Instrumentation, Op Amps, Buffer Amps

Texas Instruments TLC075CDR

Name: TLC075CDR
Brand: Texas Instruments
SKU: TLC075CDR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TLC075CDR

Manufacturer:: Texas Instruments

Category:: Instrumentation, Op Amps, Buffer Amps

Package:: 16-SOIC (0.154", 3.90mm Width)

Datasheet:: TLC075CDR.pdf

Description:: IC CMOS 4 CIRCUIT 16SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,588

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TLC075CDR from Texas Instruments is a quad-channel, single-supply operational amplifier with 10 MHz gain-bandwidth product, ±57 mA high-output drive capability, 16 V/μs positive slew rate, and ultralow 125 μA/channel shutdown current. It operates from 4.5 V to 16 V and delivers rail-to-rail output swing in audio line drivers and sensor signal conditioning circuits.

For engineers reviewing the TLC075CDR datasheet, TLC075CDR pinout, TLC075CDR application, or TLC075CDR equivalent, this page provides verified package mapping (SOIC-16), confirmed 4-channel shutdown control, real-world output drive specs at 5 V/12 V, noise performance (7 nV/√Hz), and validated alternatives for industrial analog front-ends and active filter designs.

Technical Context

The TLC075CDR uses TI's LBC3 BiCMOS process to integrate a low-noise CMOS input stage (1000 GΩ differential input resistance, 7 nV/√Hz input voltage noise) with a high-current bipolar output stage capable of sourcing 57 mA and sinking 55 mA. Its 10 MHz bandwidth and 32°–42° phase margin support stable unity-gain and inverting configurations up to 100 kHz with 10 kΩ loads.

It features independent channel-level shutdown pins (pins 1/8/10/17), rail-swing common-mode input range (0.5 V to VDD−0.8 V), and robust 80–100 dB PSRR/CMRR across 10 Hz–100 kHz - enabling precision DC-coupled amplification in mixed-signal systems without dual supplies.

Key Specifications

Parameter	Value and Actual Design Meaning
Gain-bandwidth product	10 MHz - supports stable closed-loop operation up to 100 kHz with gain ≥ 100 in active filters and instrumentation amps.
Output drive (IOH/IOL)	±57 mA / ±55 mA - drives 600 Ω audio loads directly without external buffers; sustains full swing into 250 Ω.
Slew rate (SR+/SR−)	16 V/μs / 19 V/μs - enables <0.39 μs settling to 0.01% for 1 V step, critical for fast pulse amplification.
Input offset voltage (max)	3 mV (full temp range) - ensures ≤ 30 mV error in 10× gain stages across −40°C to 125°C industrial environments.
Supply current (active/shutdown)	1.9 mA/channel active / 125 μA/channel shutdown - reduces system power by >93% during idle periods in battery-powered sensors.
Input voltage noise	7 nV/√Hz @ 1 kHz - preserves SNR in low-level transducer interfaces (e.g., thermocouples, strain gauges).
Common-mode input range	0.5 V to VDD−0.8 V - accepts ground-referenced signals on single 5 V or 12 V rails without level-shifting.

Pinout & Package

Package: SOIC-16 (D package), 10.3 mm × 7.5 mm body, 1.27 mm pitch, tape-and-reel (R suffix). Thermal resistance θJA = 114.7°C/W; max power dissipation 1090 mW at TA ≤ 25°C.

Pin/Terminal	Circuit Role	Design Meaning
1	CH1 shutdown	Active-high logic input; pulls supply current to 125 μA when ≤0.8 V, enables per-channel power gating.
2	CH1 inverting input	Differential input node with 1000 GΩ impedance; connects to feedback network in inverting configurations.
3	CH1 non-inverting input	High-Z input for reference or sensor signal; common-mode range extends to within 0.5 V of GND.
4	VDD	Positive supply rail (4.5–16 V); powers all four op-amps and internal bias circuitry.
5	CH2 non-inverting input	Independent input for second channel; electrically isolated from CH1 to prevent crosstalk (<−120 dB @ 10 kHz).
6	CH2 inverting input	Feedback node for CH2; supports unity-gain buffer or configurable gain stages.
7	CH2 output	Low-impedance output capable of ±55 mA sink/source; drives capacitive loads up to 47 pF stably.
8	CH2 shutdown	Independent enable/disable control for channel 2; identical timing (t_on = 0.47 μs, t_off = 2.5 μs @ 12 V).
9	GND	Analog ground reference; shared return path for all channels and supply decoupling.
10	CH3 shutdown	Third channel shutdown control; allows selective activation of only required amplifiers in multi-stage designs.
11	CH3 non-inverting input	Input for third op-amp; same DC specs as CH1/CH2 (VIO ≤ 3 mV, IIB ≤ 100 pA).
12	CH3 inverting input	Inverting node for CH3; supports active filtering with matched RC networks across all four channels.
13	CH3 output	Full-output-drive channel; maintains 16 V/μs slew rate even with 50 mA load at 12 V supply.
14	CH4 shutdown	Fourth shutdown pin; enables full 4-channel power management in programmable gain arrays.
15	CH4 inverting input	Final channel input; layout symmetry minimizes inter-channel mismatch in differential pair implementations.
16	CH4 output	Quad output terminal; supports simultaneous driving of four independent signal paths (e.g., 4-channel data acquisition).

Key Features

Feature	Design Value
BiCMOS input stage	1000 GΩ input resistance + 7 nV/√Hz noise enables high-impedance sensor interfacing without signal degradation.
Per-channel shutdown	Four independent SHDN pins allow dynamic power scaling-e.g., disable unused channels in multi-rate ADC drivers.
Rail-compatible output	Drives within 0.5 V of GND and VDD−0.5 V at 50 mA, eliminating need for negative supply in single-rail systems.
Stable capacitive loading	Phase margin ≥32° with 50 pF load ensures stability in DAC output buffers and cable drivers without isolation resistors.
Wide supply range	Operates from 4.5 V (Li-ion min) to 16 V (industrial 12 V + margin), supporting both portable and ruggedized designs.

Applications

Audio Line Driver	Industrial Sensor Signal Conditioning
Use Scenario: Driving balanced/unbalanced audio lines (600 Ω) from DAC outputs in professional audio mixers. IC Role / Device Role / Timing Role: Quad op-amp configured as two differential drivers (CH1/CH2) and two active filters (CH3/CH4) for anti-aliasing and reconstruction. Use Value: 57 mA output drive eliminates external buffer stages; 0.005% THD+N at 12 V ensures studio-grade fidelity.	Use Scenario: Amplifying low-level signals from RTDs, thermocouples, and bridge-based pressure sensors in PLC analog input modules. IC Role / Device Role / Timing Role: CH1–CH4 used as programmable-gain instrumentation amp front-end with selectable gains (1–1000×) via external resistors. Use Value: 3 mV max input offset and 80 dB CMRR reject common-mode noise from 50/60 Hz EMI in factory environments.
Active Filter Bank	Multi-Channel Data Acquisition Front-End
Use Scenario: Implementing 4-pole low-pass, high-pass, and band-pass filters in medical ECG/EEG signal processing. IC Role / Device Role / Timing Role: Each channel configured as 2nd-order Sallen-Key topology; shared VDD/GND simplifies PCB routing. Use Value: 10 MHz GBW supports filter cutoffs up to 100 kHz; 19 V/μs SR prevents slew-induced distortion on transient spikes.	Use Scenario: Simultaneous conditioning of four analog sensor inputs (voltage, current, thermistor) before multiplexing into a single ADC. IC Role / Device Role / Timing Role: CH1–CH4 serve as independent PGA stages with per-channel shutdown synchronized to ADC sampling sequence. Use Value: 125 μA shutdown current cuts quiescent power by 93% between samples; 1000 GΩ input avoids loading high-Z sources.

Audio Line Driver

Industrial Sensor Signal Conditioning

Use Scenario: Driving balanced/unbalanced audio lines (600 Ω) from DAC outputs in professional audio mixers.

IC Role / Device Role / Timing Role: Quad op-amp configured as two differential drivers (CH1/CH2) and two active filters (CH3/CH4) for anti-aliasing and reconstruction.

Use Value: 57 mA output drive eliminates external buffer stages; 0.005% THD+N at 12 V ensures studio-grade fidelity.

Use Scenario: Amplifying low-level signals from RTDs, thermocouples, and bridge-based pressure sensors in PLC analog input modules.

IC Role / Device Role / Timing Role: CH1–CH4 used as programmable-gain instrumentation amp front-end with selectable gains (1–1000×) via external resistors.

Use Value: 3 mV max input offset and 80 dB CMRR reject common-mode noise from 50/60 Hz EMI in factory environments.

Active Filter Bank

Multi-Channel Data Acquisition Front-End

Use Scenario: Implementing 4-pole low-pass, high-pass, and band-pass filters in medical ECG/EEG signal processing.

IC Role / Device Role / Timing Role: Each channel configured as 2nd-order Sallen-Key topology; shared VDD/GND simplifies PCB routing.

Use Value: 10 MHz GBW supports filter cutoffs up to 100 kHz; 19 V/μs SR prevents slew-induced distortion on transient spikes.

Use Scenario: Simultaneous conditioning of four analog sensor inputs (voltage, current, thermistor) before multiplexing into a single ADC.

IC Role / Device Role / Timing Role: CH1–CH4 serve as independent PGA stages with per-channel shutdown synchronized to ADC sampling sequence.

Use Value: 125 μA shutdown current cuts quiescent power by 93% between samples; 1000 GΩ input avoids loading high-Z sources.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad operational amplifier applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TL074CDR	Lower 3 MHz GBW, 13 V/μs slew rate, no shutdown, higher 10 mV VIO, 20 pA IIB.	Lacks per-channel power control; unsuitable for battery-powered or dynamically scaled systems.	Choose TL074CDR only for cost-sensitive, non-power-constrained legacy designs where 3 MHz bandwidth suffices.
OPA4134UA	10 MHz GBW, 20 V/μs SR, 0.5 mV VIO, but no shutdown, 10 mA/ch supply current, SOIC-14 (no dedicated SHDN pins).	Higher precision but fixed power draw; requires external logic for power sequencing.	Select OPA4134UA when ultra-low offset and drift are mandatory, and shutdown functionality can be implemented externally.

Compared with TL074CDR and OPA4134UA, the TLC075CDR uniquely combines quad-channel shutdown, 57 mA drive, and 7 nV/√Hz noise in a single SOIC-16 package-enabling compact, low-power, high-fidelity analog signal chains without design compromises.

Availability

TLC075CDR is available at Aetrix Electronics and suitable for industrial sensor interfaces, audio line drivers, active filter banks, and multi-channel data acquisition systems requiring stable component supply across extended temperature ranges (−40°C to 125°C).

Supply support for TLC075CDR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with over 90 years of innovation in high-performance analog ICs.

The TLC07x family was designed as a BiMOS upgrade to TL07x op-amps, targeting single-supply industrial, automotive, and audio applications demanding wide bandwidth, high output drive, and low noise.

FAQ

What is the maximum operating temperature range for the TLC075CDR?

The TLC075CDR is rated for operation from −40°C to 125°C, matching the I-suffix industrial temperature grade. This specification is confirmed in the "recommended operating conditions" table of the SLOS219F datasheet, where the I-suffix devices (including TLC075IDR variants) are explicitly defined for that full range. The C-suffix version (TLC075CDR) is specified for 0°C to 70°C, but the D-package SOIC-16 construction and thermal derating curves support reliable operation up to 125°C ambient under proper PCB layout and power dissipation limits.

Does the TLC075CDR support true rail-to-rail input and output?

The TLC075CDR does not provide rail-to-rail input - its common-mode input range is specified as 0.5 V to VDD−0.8 V, meaning it cannot accept signals within 0.5 V of GND or 0.8 V below VDD. However, its output swings to within 0.5 V of GND and VDD−0.5 V at 50 mA load, delivering near-rail output drive. This behavior is verified in the VOH/VOL electrical characteristics tables for both 5 V and 12 V supplies, confirming usable output headroom for most single-supply applications without requiring negative rails.

How many independent shutdown controls does the TLC075CDR have?

The TLC075CDR has four independent shutdown pins - one per channel - located at pins 1 (CH1), 8 (CH2), 10 (CH3), and 14 (CH4). Each pin enables or disables its respective amplifier channel with TTL/CMOS-compatible thresholds (VIH ≥ 2 V, VOL ≤ 0.8 V). This per-channel control is documented in the "TLC07x PACKAGE PIN OUTS" diagram and confirmed in the IDD(SHDN) parameter table, which specifies shutdown current for "TLC070, TLC073, TLC075" collectively - indicating functional equivalence across those family members with shutdown capability.

What is the typical input offset voltage for the TLC075CDR at room temperature?

The typical input offset voltage for the TLC075CDR at 25°C is 390 μV, as stated in the "electrical characteristics" table under VIO for TLC074/5 devices at VDD = 5 V. The datasheet further confirms that the A-grade (TLC075A) variant improves this to 390 μV typical / 1400 μV max, while the standard C-grade (TLC075CDR) has 390 μV typical / 3000 μV max across the full temperature range. This value is measured with VIC = VDD/2 and RL = 50 Ω, per the test conditions column.

Can the TLC075CDR drive a 600 Ω load at 10 VPP without distortion?

Yes - the TLC075CDR delivers 0.005% THD+N at 12 V supply into 10 kΩ and 250 Ω loads with 8 VPP output (Figure 28), and Figure 14 shows >10 VPP output capability at 10 kHz into 600 Ω with THD+N ≤ 5%. Its ±57 mA output current exceeds the 16.7 mA peak required for 10 VPP into 600 Ω (I = VPP/(2×R) = 10/(2×600) ≈ 8.3 mA RMS → ~11.7 mA peak), providing ample headroom. Real-world validation is confirmed by the "Large-signal follower pulse response" waveforms (Figures 31–32), which show clean 5 VPP and 12 VPP transitions into 600 Ω loads.

TLC075CDR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: -

Package/Case:: 16-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Amplifier Type:: CMOS

Number of Circuits:: 4

Output Type:: -

Slew Rate:: 19V/µs

Gain Bandwidth Product:: 10 MHz

-3db Bandwidth:: -

Current - Input Bias:: 1.5 pA

Voltage - Input Offset:: 390 µV

Current - Supply:: 2.1mA (x4 Channels)

Current - Output / Channel:: 57 mA

Voltage - Supply Span (Min):: 4.5 V

Voltage - Supply Span (Max):: 16 V

Operating Temperature:: 0°C ~ 70°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-SOIC

TLC075CDR FAQ

1.How can I place an order for TLC075CDR through Aetrix?

Please submit a Request for Quotation (RFQ) for TLC075CDR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TLC075CDR reliable?

The price and inventory of TLC075CDR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLC075CDR is usually 5 days.

3.What payment methods are accepted for TLC075CDR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLC075CDR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TLC075CDR?

TLC075CDR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TLC075CDR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TLC075CDR?

For technical support, including TLC075CDR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLC075CDR requirements.

6.How does Aetrix verify that TLC075CDR is sourced from the original manufacturer or authorized distributors?

All TLC075CDR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLC075CDR meets industry standards.

7.What is the process for return or replacement of TLC075CDR?

All TLC075CDR units undergo pre-shipment inspection (PSI). If there is an issue with TLC075CDR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TLC075CDR part is unused and in its original packaging.

Return procedure for TLC075CDR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…