Texas Instruments TLC1518IPW
- Part No.:
- TLC1518IPW
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TLC1518IPW.pdf
- Description:
- IC ADC 10BIT SAR 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,697
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLC1518IPW from Texas Instruments is an 8-channel, 10-bit, 400 kSPS serial analog-to-digital converter (ADC) with built-in 4-V reference, 8× FIFO, and SPI/DSP-compatible interface. It operates from a single 5-V supply, supports differential/single-ended inputs, and features hardware- and software-controllable power-down modes (1 µA max in auto power-down). Used in data acquisition systems requiring low-power, multi-channel sampling with flexible timing control.
For engineers reviewing the TLC1518IPW datasheet, TLC1518IPW pinout, TLC1518IPW application, or TLC1518IPW equivalent, this page delivers verified technical context-including SAR architecture, programmable sweep modes, CSTART-controlled extended sampling, and FIFO-triggered interrupt behavior-essential for embedded signal conditioning, sensor interfacing, and industrial monitoring designs.
Technical Context
The TLC1518IPW implements a 10-bit successive approximation register (SAR) ADC with charge redistribution DAC, achieving ±0.5 LSB differential/integral nonlinearity and 59 dB SNDR at 12 kHz input. Its on-chip 8-input analog multiplexer supports pseudo-differential mode using A2 as the MINUS input, and internal self-test voltages (REFP, REFM, (REFP+REFM)/2) enable system calibration.
Conversion timing is fully configurable: normal sampling uses 12 or 24 SCLK cycles; extended sampling is triggered asynchronously via CSTART with user-defined hold time. The device supports four conversion modes-single-shot, repeat, sweep, and repeat-sweep-with FIFO threshold programmability (1/4 to full) and EOC/INT pin function selection (CFR.D2).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 10-bit SAR architecture delivering 1024 discrete output codes with monotonic transfer function. |
| Max Throughput | 400 kSPS - enables real-time capture of signals up to ~195 kHz Nyquist bandwidth. |
| Analog Inputs | 8-channel single-ended or pseudo-differential (A0–A7), with break-before-make MUX to minimize inter-channel crosstalk. |
| Reference | Internal 4-V shunt reference or external reference (REFP/REFM), supporting 0 V to VCC input range with 500 kHz BW. |
| Power Consumption | 6 mA at 5.5 V with internal reference; 1 µA max in software/hardware power-down mode with external reference. |
| Serial Interface | SPI/DSP-compatible 4-wire interface (SDI/SDO/SCLK/CS) plus FS pin for TMS320 DSP frame sync; SCLK up to 20 MHz. |
| FIFO Depth | 8-word × 10-bit buffer with programmable interrupt trigger levels (1/4, 1/2, 3/4, or full) for burst-mode data collection. |
Pinout & Package
Package: 20-pin TSSOP (PW), body size 6.5 mm × 4.4 mm, 0.65 mm pitch, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SDO (Pin 1) | Serial data output | 3-state MSB-first output for conversion results, CFR reads, or FIFO data; driven only when CS is active and after command decode. |
| SDI (Pin 2) | Serial data input | Accepts 16-bit commands (D15–D0); D15–D12 = command code (e.g., 0000b = select channel 0); D11–D0 = configuration data. |
| SCLK (Pin 3) | Serial clock input | Master clock source for both serial communication and internal conversion timing (or SCLK/2 if CFR.D8 = 1). |
| EOC/(INT) (Pin 4) | End-of-conversion / interrupt output | Configurable as EOC (mode 00 only) or INT (all other modes); falling edge signals data readiness; cleared by CS↓ or FS↑. |
| VCC (Pin 5) | Positive supply | Single 5-V supply input; powers analog and digital sections; decoupling required per layout guidelines. |
| A0–A4 (Pins 6–10) | Analog input channels | First five of eight analog inputs (A0–A4); A5–A7 are on Pins 18–20; all support pseudo-differential mode with A2 as MINUS input. |
| CS (Pin 16) | Chip select | Active-low enable for serial interface; resets internal counter, enables SDI, and releases SDO from high-Z state. |
| REFP / REFM (Pins 19/18) | Reference terminals | Internal 4-V reference decoupling points; external reference connection nodes; require 10 µF + 0.1 µF capacitor pair. |
| PWDN (Pin 16) | Power-down control | Logic-low disables analog and reference circuits; device resumes operation on next active CS or CSTART edge. |
| CSTART (Pin 14) | Asynchronous sampling trigger | High-to-low edge starts sampling; low-to-high edge ends sampling and initiates conversion; independent of SCLK/CS timing. |
Key Features
| Feature | Design Value |
|---|---|
| Programmable Auto-Channel Sweep | Four selectable sequences (e.g., 0–1–2–3–4–5–6–7 or 0–2–4–6) with FIFO-triggered interrupts for automated multi-sensor polling. |
| Extended Sampling via CSTART | Hardware-controlled sampling period independent of SCLK; critical for high-impedance sources (>1 kΩ) or precision settling requirements. |
| Flexible Reference Options | Internal 4-V reference eliminates external component count; external reference support enables custom full-scale ranges and improved accuracy. |
| Low-Power Operation Modes | Three power-down options: software (SW PWDN command), hardware (PWDN pin), or auto (5 µA, triggered post-conversion). |
| Dual Serial Interface Compatibility | Native SPI mode (CS-triggered, rising-edge SCLK) and TMS320 DSP mode (FS-triggered, falling-edge SCLK) reduce host processor integration effort. |
Applications
| Industrial Data Acquisition | Embedded Sensor Monitoring |
|---|---|
|
Use Scenario: Multi-point temperature, pressure, and current sensing in PLC I/O modules with isolated front-ends. IC Role / Device Role / Timing Role: 8-channel ADC digitizing conditioned analog signals; FIFO buffers bursts during CPU interrupt latency; CSTART synchronizes to external sample-hold timing. Use Value: Reduces host MCU overhead via auto-sweep and interrupt-driven FIFO reads; 400 kSPS throughput supports 16-channel oversampling at 25 kSPS/channel. |
Use Scenario: Battery-powered environmental sensor node measuring humidity, ambient light, and CO₂ over extended periods. IC Role / Device Role / Timing Role: Low-power ADC managing sleep/wake cycles; auto power-down (1 µA) extends battery life; internal reference minimizes BOM count. Use Value: Enables >1-year operation on coin-cell battery; programmable sampling period avoids aliasing from variable sensor response times. |
| Test & Measurement Equipment | Motor Control Feedback |
|
Use Scenario: Portable oscilloscope front-end capturing transient waveforms with adjustable pre/post-trigger depth. IC Role / Device Role / Timing Role: High-fidelity ADC with 59 dB SNDR and 72 dB SFDR; FIFO stores pre-trigger samples; CSTART aligns sampling to external trigger events. Use Value: Captures fast transients without missing edges; 8-word FIFO provides sufficient pre-trigger depth for 100 ns resolution timing analysis. |
Use Scenario: Real-time current and voltage feedback in three-phase inverter drives for field-oriented control (FOC). IC Role / Device Role / Timing Role: Simultaneous sampling of phase currents and DC bus voltage; repeat-sweep mode ensures deterministic timing across all channels. Use Value: Supports 20 kHz PWM switching with sub-microsecond sampling jitter; pseudo-differential mode rejects common-mode noise from gate drivers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 10-bit serial ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLC2558IPW | 12-bit resolution, same 20-pin TSSOP package, pin-compatible upgrade; higher SNR (70 dB), slower max throughput (200 kSPS). | Used where higher resolution outweighs speed loss-e.g., precision instrumentation requiring <0.1% measurement error. | Select TLC2558IPW when 12-bit accuracy is mandatory and 200 kSPS suffices; verify layout compatibility with identical footprint. |
| ADS7822U | 12-bit, 200 kSPS, SPI-only (no FS pin), 8-channel, 3-V supply; no internal reference; requires external REF. | Targeted at low-voltage, battery-operated systems; lacks auto-sweep and CSTART functionality. | Choose ADS7822U for 3-V designs with minimal external components; avoid if DSP interface or extended sampling is needed. |
Compared with TLC1518IPW, TLC2558IPW trades speed for resolution and maintains full pin/software compatibility, while ADS7822U reduces supply voltage and complexity but sacrifices key timing and interface flexibility.
Availability
TLC1518IPW is available at Aetrix Electronics and suitable for industrial data acquisition, embedded sensor monitoring, test equipment, and motor control applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for TLC1518IPW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in precision data converters and industrial-grade ICs.
The TLC1518IPW belongs to TI's legacy high-performance SAR ADC family designed for low-power, multi-channel signal acquisition in industrial, test, and embedded systems where reliability, configurability, and interface flexibility are critical.
FAQ
What is the maximum sampling rate supported by the TLC1518IPW?
The TLC1518IPW achieves a maximum throughput of 400 kSPS under specified conditions (5-V supply, internal reference, 24-SCLK sampling period). This rate assumes optimal timing margins and accounts for conversion, sampling, and serial readout overhead. Actual sustained rate depends on host interface speed, FIFO usage, and selected conversion mode-repeat-sweep mode with full FIFO fill can maintain near-maximum throughput in burst scenarios.
Does the TLC1518IPW include an internal voltage reference?
Yes, the TLC1518IPW integrates a 4-V internal shunt reference accessible via REFP and REFM pins. When enabled (CFR.D11 = 1), it eliminates the need for external reference components and supports analog input ranges from 0 V to VCC. External reference operation (CFR.D11 = 0) allows custom full-scale adjustment and improved accuracy in noise-sensitive environments.
How does the CSTART pin function in the TLC1518IPW?
The CSTART pin provides asynchronous control of sampling timing: a high-to-low transition initiates sampling, and a low-to-high transition ends sampling and starts conversion. This function operates independently of SCLK and CS, enabling precise synchronization with external events or high-impedance sensors. When unused, CSTART must be tied to VCC to prevent floating input.
Can the TLC1518IPW operate with a 3.3-V microcontroller SPI interface?
Yes, the TLC1518IPW's digital I/O (SDI, SDO, SCLK, CS, FS, PWDN, EOC/INT) is 5-V tolerant and compatible with 3.3-V logic levels when driven by a 3.3-V microcontroller-provided VCC remains at 5 V. Level-shifting is not required for input signals; however, SDO output swings from 0 V to VCC (5 V), so a resistive divider or level translator may be needed if the MCU input cannot tolerate 5-V signals.
What are the FIFO interrupt trigger options on the TLC1518IPW?
The TLC1518IPW supports four FIFO interrupt thresholds via CFR.D(1,0): 00 = full (7 entries), 01 = 3/4 (5 entries), 10 = 1/2 (3 entries), and 11 = 1/4 (1 entry). These settings determine when the EOC/INT pin asserts to notify the host of available data. Lower thresholds reduce latency for time-critical reads; higher thresholds improve burst efficiency in continuous acquisition.
TLC1518IPW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Number of Bits:
- 10
- Sampling Rate (Per Second):
- 400k
- Number of Inputs:
- 7, 8
- Input Type:
- Pseudo-Differential, Single Ended
- Data Interface:
- SPI
- Configuration:
- MUX-S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 20-TSSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
TLC1518IPW FAQ
1.How can I place an order for TLC1518IPW through Aetrix?
Please submit a Request for Quotation (RFQ) for TLC1518IPW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLC1518IPW reliable?
The price and inventory of TLC1518IPW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLC1518IPW is usually 5 days.
3.What payment methods are accepted for TLC1518IPW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLC1518IPW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLC1518IPW?
TLC1518IPW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLC1518IPW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLC1518IPW?
For technical support, including TLC1518IPW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLC1518IPW requirements.
6.How does Aetrix verify that TLC1518IPW is sourced from the original manufacturer or authorized distributors?
All TLC1518IPW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLC1518IPW meets industry standards.
7.What is the process for return or replacement of TLC1518IPW?
All TLC1518IPW units undergo pre-shipment inspection (PSI). If there is an issue with TLC1518IPW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLC1518IPW part is unused and in its original packaging.
Return procedure for TLC1518IPW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLC1518IPW Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

