Texas Instruments TLC2543CFNG3
- Part No.:
- TLC2543CFNG3
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 20-LCC (J-Lead)
- Datasheet:
-
TLC2543CFNG3.pdf
- Description:
- IC ADC 12BIT SAR 20PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:3,532
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLC2543CFNG3 from Texas Instruments is a 12-bit successive-approximation analog-to-digital converter (ADC) with serial control interface, 11 analog input channels, on-chip sample-and-hold, and 10-µs conversion time over 0°C to 70°C. It features programmable MSB/LSB-first output, unipolar/bipolar operation, and built-in self-test modes for industrial sensor data acquisition systems.
For engineers reviewing the TLC2543CFNG3 datasheet, TLC2543CFNG3 pinout, TLC2543CFNG3 application, or TLC2543CFNG3 equivalent, key selection considerations include its 4.1-MHz serial clock support, differential reference inputs enabling ratiometric measurement, 11-channel multiplexer with <50-Ω source impedance requirement, and EOC-driven timing synchronization in microcontroller-based DAQ designs.
Technical Context
The TLC2543CFNG3 implements a switched-capacitor SAR architecture with an integrated 14-channel analog multiplexer selecting among 11 external inputs or three internal self-test voltages. Its control logic accepts an 8-bit serial command - comprising 4-bit channel address, 2-bit data length (8/12/16 bits), 1-bit MSB/LSB order, and 1-bit unipolar/bipolar mode - on DATA INPUT synchronized to I/O CLOCK rising edges.
Conversion begins on the fourth falling edge of I/O CLOCK and completes within 10 µs; EOC transitions low at conversion start and high upon result latching. The device uses differential high-impedance REF+/REF– inputs (2.5 V to VCC+0.1 V range) and supports programmable power-down mode drawing ≤25 µA.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit SAR ADC with ±1 LSB linearity error - ensures accurate digitization of small signal changes in precision sensor interfaces. |
| Conversion Time | 10 µs maximum at 4.1 MHz I/O CLOCK - enables up to 100 kSPS throughput per channel in time-critical monitoring applications. |
| Analog Inputs | 11 single-ended channels (AIN0–AIN10) with 60-pF input capacitance - requires ≤50-Ω source impedance for full-speed operation. |
| Reference Interface | Differential REF+/REF– inputs supporting 2.5 V to VCC+0.1 V range - enables ratiometric scaling and isolation from supply noise. |
| Operating Temperature | 0°C to 70°C (TLC2543C grade) - qualified for commercial-grade embedded instrumentation and industrial control panels. |
| Power Consumption | 2.5 mA typical operating current; ≤25 µA in power-down mode - suitable for low-duty-cycle remote sensing nodes. |
| Output Interface | 3-state serial DATA OUT with EOC handshake - simplifies timing-critical host MCU firmware by eliminating polling overhead. |
Pinout & Package
Package: 20-pin plastic DIP (N package), through-hole mounting compatible with standard PCB layouts and manual soldering processes.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN0–AIN10 | Analog input (11 channels) | High-impedance multiplexed inputs accepting 0–VCC range; require ≤50-Ω source impedance for 4.1-MHz operation. |
| CS (Pin 15) | Chip select | Active-low enable: resets counters, enables DATA INPUT/I/O CLOCK, and releases DATA OUT from high-Z state. |
| DATA INPUT (Pin 17) | Serial address/control input | Accepts 8-bit command (MSB first) on I/O CLOCK rising edges; defines channel, data length, polarity, and MSB/LSB order. |
| DATA OUT (Pin 16) | Serial conversion result output | 3-state output driven only when CS is low; shifts out previous conversion result synchronously with I/O CLOCK falling edges. |
| EOC (Pin 19) | End-of-conversion indicator | Active-low open-drain output: goes low at conversion start, high when result is latched and ready for readout. |
| I/O CLOCK (Pin 18) | Serial interface clock | Bi-directional clock: rising edges shift in address/control data; falling edges shift out conversion data and trigger sampling/conversion events. |
| REF+ (Pin 14), REF– (Pin 13) | Differential reference inputs | Set full-scale range (VREF+ – VREF–); support ratiometric operation and tolerate up to VCC+0.1 V on REF+. |
| VCC (Pin 20), GND (Pin 10) | Supply and ground | 4.5 V–5.5 V operation; GND serves as analog/digital reference return for all internal circuitry. |
Key Features
| Feature | Design Value |
|---|---|
| Inherent sample-and-hold function | Automatic acquisition during I/O cycle - eliminates need for external S/H circuitry and reduces BOM count in compact DAQ modules. |
| Three built-in self-test modes | Internal test voltages (0, VREF+/2, VREF+) selectable via address bits 1011/1100/1101 - enables runtime diagnostics without external stimulus. |
| Programmable output data length | 8-, 12-, or 16-bit serial output - allows trade-off between throughput (8-bit) and resolution (12-bit) without hardware change. |
| Unipolar or bipolar output operation | Signed binary format referenced to VREF+/2 - supports direct measurement of AC-coupled or bidirectional sensor signals. |
| On-chip system clock | Internally generated conversion clock synchronized to I/O CLOCK - removes dependency on external timing components and improves noise immunity. |
Applications
| Industrial Sensor Monitoring | Automated Test Equipment (ATE) |
|---|---|
|
Use Scenario: Continuous voltage/current monitoring of temperature, pressure, and flow sensors in PLC I/O modules. IC Role / Device Role / Timing Role: Primary ADC interfacing 11 sensor channels to an ARM Cortex-M4 host via SPI-compatible serial bus. Use Value: 10-µs conversion time and EOC handshake enable deterministic 100-kSPS sampling across multiple channels without CPU polling overhead. |
Use Scenario: Multi-point calibration and parametric testing of passive components and ICs on production test fixtures. IC Role / Device Role / Timing Role: High-accuracy reference ADC capturing DUT response under controlled bias conditions using internal self-test validation. Use Value: ±1 LSB linearity and differential REF+/REF– inputs ensure traceable measurements unaffected by supply rail fluctuations during automated test sequences. |
| Energy Metering Front-End | Motor Control Feedback Interface |
|
Use Scenario: Analog front-end for residential smart meters measuring voltage, current, and neutral current simultaneously. IC Role / Device Role / Timing Role: 12-bit ADC converting isolated CT/PT outputs with ratiometric scaling relative to shunt reference voltage. Use Value: Programmable unipolar/bipolar mode supports signed representation of reactive power waveforms; 11-channel mux accommodates multi-phase configurations. |
Use Scenario: Position and current feedback acquisition in BLDC motor drives with Hall-effect and current-sense amplifier inputs. IC Role / Device Role / Timing Role: Synchronized sampling of rotor position (Hall), phase currents, and DC bus voltage for FOC algorithm execution. Use Value: On-chip sample-and-hold and 10-µs conversion guarantee coherent multi-channel capture aligned to PWM switching cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit serial ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS7822U | 8-bit resolution, 2.5 µs conversion, SPI interface, no internal mux or self-test | Lower resolution and fewer features; suited for cost-sensitive, high-speed but less precise applications | Select when 8-bit accuracy suffices and board space limits use of external mux; not drop-in compatible due to different pinout and command structure |
| MCP3201-I/P | 12-bit resolution, SPI interface, single-ended input only, no internal mux or self-test, 10 µs conversion | Lacks multiplexer and diagnostic features; requires external analog switching for multi-channel use | Choose for simple single-channel DAQ where internal diagnostics and channel selection are unnecessary; pinout and timing differ significantly |
Compared with ADS7822U and MCP3201-I/P, the TLC2543CFNG3 provides unique integration of 11-channel multiplexing, self-test capability, and programmable data formatting - making it optimal for embedded systems requiring verified multi-sensor acquisition without added external components.
Availability
TLC2543CFNG3 is available at Aetrix Electronics and suitable for industrial sensor monitoring, automated test equipment, energy metering front-ends, and motor control feedback interfaces requiring stable component supply and long-term obsolescence management.
Supply support for TLC2543CFNG3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with decades of precision data converter expertise.
The TLC2543 family was designed for microcontroller-based data acquisition systems requiring high-resolution, multi-channel, serial-interface ADCs with integrated diagnostics and flexible reference handling - targeting industrial, test, and instrumentation markets.
FAQ
What is the maximum I/O CLOCK frequency supported by the TLC2543CFNG3?
The TLC2543CFNG3 supports up to 4.1 MHz I/O CLOCK frequency under recommended operating conditions (VCC = 4.5 V to 5.5 V). At this rate, the device achieves 10-µs conversion time and full 12-bit accuracy. Operation above 4.1 MHz may degrade linearity or cause timing violations, particularly with higher source impedances on analog inputs.
Does the TLC2543CFNG3 require an external sample-and-hold circuit?
No, the TLC2543CFNG3 includes an inherent sample-and-hold function that activates automatically during the I/O cycle. Sampling begins on the fourth falling edge of I/O CLOCK and holds until the last falling edge, eliminating the need for external S/H components and reducing system complexity in designs using the TLC2543CFNG3.
How does the TLC2543CFNG3 handle bipolar input signals?
The TLC2543CFNG3 supports bipolar operation via its unipolar/bipolar output select bit (D0). When enabled, it outputs signed binary data referenced to VREF+/2 - allowing direct digitization of AC-coupled or bidirectional analog signals such as motor phase currents or audio sensor outputs without external level-shifting circuitry.
What self-test voltages are available on the TLC2543CFNG3?
The TLC2543CFNG3 provides three internal self-test voltages: 0 V (address 1100), VREF+/2 (address 1011), and VREF+ (address 1101). These are selected by writing the corresponding 4-bit address to DATA INPUT during the I/O cycle, enabling in-system verification of ADC functionality without external test equipment.
Is the TLC2543CFNG3 pin-compatible with other variants like TLC2543IN or TLC2543IDW?
The TLC2543CFNG3 (N-package DIP) shares identical pinout and electrical behavior with TLC2543IN (same N-package) but differs from DW (SOIC) and DB (SSOP) variants in physical footprint and thermal characteristics. While functional compatibility exists across C/I/M grades, mechanical replacement requires matching package type - TLC2543CFNG3 is not mechanically interchangeable with SOIC or SSOP versions.
TLC2543CFNG3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 66k
- Number of Inputs:
- 11
- Input Type:
- Single Ended
- Data Interface:
- SPI
- Configuration:
- MUX-S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 20-PLCC (9x9)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
TLC2543CFNG3 FAQ
1.How can I place an order for TLC2543CFNG3 through Aetrix?
Please submit a Request for Quotation (RFQ) for TLC2543CFNG3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLC2543CFNG3 reliable?
The price and inventory of TLC2543CFNG3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLC2543CFNG3 is usually 5 days.
3.What payment methods are accepted for TLC2543CFNG3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLC2543CFNG3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLC2543CFNG3?
TLC2543CFNG3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLC2543CFNG3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLC2543CFNG3?
For technical support, including TLC2543CFNG3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLC2543CFNG3 requirements.
6.How does Aetrix verify that TLC2543CFNG3 is sourced from the original manufacturer or authorized distributors?
All TLC2543CFNG3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLC2543CFNG3 meets industry standards.
7.What is the process for return or replacement of TLC2543CFNG3?
All TLC2543CFNG3 units undergo pre-shipment inspection (PSI). If there is an issue with TLC2543CFNG3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLC2543CFNG3 part is unused and in its original packaging.
Return procedure for TLC2543CFNG3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLC2543CFNG3 Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

