Texas Instruments TLC2558CDWG4
- Part No.:
- TLC2558CDWG4
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 20-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
TLC2558CDWG4.pdf
- Description:
- IC ADC 12BIT SAR 20SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,729
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLC2558CDWG4 from Texas Instruments is a 12-bit, 400 kSPS serial analog-to-digital converter (ADC) with 8-channel analog multiplexer, built-in 4-V reference, and 8× FIFO buffer. It operates from a single 5-V supply, supports SPI/DSP-compatible serial interface up to 20 MHz SCLK, and features hardware/software/auto power-down modes (1 µA max in power-down). It is used in industrial data acquisition systems requiring low-power, multi-channel sampling with programmable sweep sequencing.
For engineers reviewing the TLC2558CDWG4 datasheet, TLC2558CDWG4 pinout, TLC2558CDWG4 application, or TLC2558CDWG4 equivalent, key selection considerations include its 8-channel pseudo-differential/single-ended input capability, configurable sampling period (12/24 SCLKs), EOC/INT dual-function pin, FIFO-triggered interrupt levels, and compatibility with TMS320 DSP frame sync protocols.
Technical Context
The TLC2558CDWG4 implements a 12-bit successive-approximation register (SAR) ADC with 2-bit resistor-string DAC and charge-redistribution capacitor array. Its analog multiplexer selects among eight external inputs or three internal test voltages, with break-before-make switching to minimize inter-channel crosstalk.
Conversion timing is derived directly from the external SCLK (up to 20 MHz), enabling 1.6 µs conversion time. Sampling is configurable as normal (CS- or FS-triggered, 12/24 SCLK duration) or extended (CSTART edge-controlled), supporting high-impedance sources and precise timing alignment in real-time control loops.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit SAR architecture delivering 1 LSB differential/integral nonlinearity error for precision measurement applications. |
| Throughput Rate | 400 kSPS maximum - enables real-time sampling of signals up to 12 kHz with 69 dB SNDR and 75 dB SFDR. |
| Analog Inputs | 8-channel single-ended or pseudo-differential (A2 as MINUS input), with ≤1 kΩ recommended source impedance. |
| Reference | Internal 4-V reference or external reference (REFP/REFM); supports unipolar straight binary or 2's complement output format. |
| Power Modes | Software/hardware/auto power-down (1 µA max with external reference); 4 mA operating current at 5.5 V with external ref. |
| Serial Interface | SPI/DSP-compatible 4-wire interface (SDI/SDO/SCLK/CS or FS); supports frame-sync mode for TMS320 DSP integration. |
| FIFO Depth | 8-word deep FIFO with programmable interrupt trigger levels (1/4, 1/2, 3/4, or full) for burst-mode data capture without CPU polling. |
Pinout & Package
Package: 20-pin TSSOP (DW) - RoHS-compliant, surface-mount, 6.5 mm × 4.4 mm footprint, 0.65 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SDO (Pin 1) | Serial data output | 3-state MSB-first output for conversion results, CFR reads, or FIFO contents; driven only when CS is active and after command decoding. |
| SDI (Pin 2) | Serial data input | Accepts 16-bit commands (e.g., channel select, CFR write, FIFO read); MSB (D15) first, trailing bits zero-padded. |
| SCLK (Pin 3) | Serial clock input | Up to 20 MHz clock source for both serial communication and internal conversion timing; determines sampling duration in normal mode. |
| EOC/(INT) (Pin 4) | End-of-conversion / interrupt output | Configurable as EOC (mode 00 only) or INT (modes 01/10/11); falling edge signals ready data; cleared by CS↓ or FS↑. |
| VCC (Pin 5) | Positive supply | Single 5-V supply rail; powers analog core, digital logic, and internal reference; decoupling required near pin. |
| A0–A7 (Pins 6–9, 10, 11, 12, 13) | Analog input channels | Eight single-ended inputs (A0–A7); A2 serves as MINUS input in pseudo-differential mode; all support 0–VCC range with 500 kHz BW. |
| CS (Pin 14) | Chip select | Active-low enable for serial interface; resets internal counter, enables SDI, and releases SDO from high-Z; doubles as FS when dedicated serial port used. |
| REFP / REFM (Pins 15, 18) | Reference terminals | External reference inputs or internal reference decoupling points; require 10 µF + 0.1 µF capacitor pair between them for stability. |
| FS (Pin 17) | Frame sync input | DSP interface signal indicating start of serial data frame; enables SCLK-falling-edge data transfer; tied to VCC if unused. |
| PWDN (Pin 16) | Power-down control | Active-low signal disabling analog and reference circuits; device resumes operation on next active CS or CSTART edge. |
| CSTART (Pin 14 on DW, Pin 10 on PW) | Asynchronous sampling trigger | Edge-controlled sampling start/hold: falling edge initiates sampling, rising edge ends sampling and starts conversion; independent of SCLK/CS timing. |
Key Features
| Feature | Design Value |
|---|---|
| Programmable auto-channel sweep | Four selectable 8-channel sequences (e.g., 0–1–2–3–4–5–6–7 or 0–2–4–6–0–2–4–6) for automated multi-sensor monitoring without host intervention. |
| Dual sampling modes | Normal sampling (12/24 SCLK duration) for synchronous timing or extended sampling (CSTART edge-controlled) for precise analog settling with high-Z sources. |
| Flexible reference configuration | Internal 4-V reference or external reference support; reference select bit (CFR.D11) allows runtime switching without hardware change. |
| Configurable output format | Unipolar straight binary (000h–FFFh) or 2's complement (800h–7FFh) via CFR.D10, enabling direct interface with signed arithmetic processors. |
| Hardware/software power management | Three distinct power-down modes (SW, HW, Auto) with 1 µA max quiescent current and fast wake-up (<1 µs), optimizing battery life in portable instrumentation. |
Applications
| Industrial Process Monitoring | Motor Control Feedback |
|---|---|
Use Scenario: Continuous voltage/current sensing across 8 temperature, pressure, and flow sensors in PLC-based factory automation. IC Role / Device Role / Timing Role: 12-bit ADC with 8× FIFO and programmable sweep sequence acquires synchronized multi-sensor data at 400 kSPS for real-time PID loop updates. Use Value: Eliminates need for external FIFO or microcontroller polling via interrupt-driven FIFO fill-level triggers (e.g., INT at 3/4 full), reducing host overhead by >60%. | Use Scenario: Sampling phase currents and DC bus voltage in 3-phase inverter drives using isolated amplifiers with high output impedance. IC Role / Device Role / Timing Role: Pseudo-differential input mode (A2 as MINUS) rejects common-mode ground noise; extended sampling (CSTART-controlled) ensures 0.5 LSB accuracy despite >1 kΩ source impedance. Use Value: Enables accurate current reconstruction without external op-amp buffers, cutting BOM cost and board area while maintaining <±1 LSB INL over temperature. |
| Portable Data Loggers | DSP-Based Signal Analysis |
Use Scenario: Battery-powered environmental sensor node logging temperature, humidity, and light intensity over 72-hour periods. IC Role / Device Role / Timing Role: Auto power-down mode reduces average current to <10 µA between conversions; internal 4-V reference eliminates external reference IC and associated quiescent draw. Use Value: Extends battery life from 3 weeks to >12 weeks at 100 Hz sampling rate, validated under 0°C–70°C operating range per TLC2558CDWG4 specification. | Use Scenario: Real-time spectral analysis of vibration signals in predictive maintenance equipment using TMS320C54x DSP. IC Role / Device Role / Timing Role: FS-triggered serial interface synchronizes ADC sampling to DSP frame boundaries; SCLK-falling-edge data transfer matches TMS320 serial port timing requirements. Use Value: Achieves deterministic latency (<2 µs jitter) between analog input and DSP memory write, enabling coherent FFT windowing without software compensation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit, multi-channel, serial ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS7822U | 8-bit resolution, 200 kSPS, no internal reference, SPI-only (no FS), 6-channel input | Limited to lower-precision applications; lacks FIFO and programmable sweep; requires external reference and level-shifting for 5-V systems | Select when cost sensitivity outweighs resolution needs and system uses only SPI microcontrollers without DSP integration. |
| MCP3208-CI/P | 12-bit, 100 kSPS, 8-channel, SPI-only, no FIFO, no internal reference, 2.7–5.5 V supply | Lower throughput limits use in high-speed control loops; no auto-sweep or CSTART; requires external reference and decoupling capacitors | Prefer for low-power embedded designs where 100 kSPS suffices and board space constraints favor DIP-16 package over TSSOP-20. |
Compared with ADS7822U and MCP3208-CI/P, the TLC2558CDWG4 delivers higher resolution (12-bit vs 8-bit), faster throughput (400 kSPS vs ≤100 kSPS), integrated FIFO and reference, and DSP-compatible frame sync-making it uniquely suited for real-time, multi-sensor industrial control where timing determinism and reduced host load are critical.
Availability
TLC2558CDWG4 is available at Aetrix Electronics and suitable for industrial process monitoring, motor control feedback, portable data loggers, and DSP-based signal analysis requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for TLC2558CDWG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of heritage in precision data converters and industrial-grade ICs.
The TLC2558CDWG4 belongs to TI's legacy precision SAR ADC product line, designed specifically for low-power, multi-channel industrial data acquisition systems requiring robust serial interfacing, flexible power management, and deterministic timing in harsh environments.
FAQ
What is the maximum SCLK frequency supported by the TLC2558CDWG4?
The TLC2558CDWG4 supports SCLK frequencies up to 20 MHz. This clock serves dual roles: as the serial interface clock for SDI/SDO data transfer and as the source for the internal conversion clock, enabling a minimum conversion time of 1.6 µs. Operation above 20 MHz is not guaranteed and may violate setup/hold timing margins for reliable command decoding and data capture in the TLC2558CDWG4.
Does the TLC2558CDWG4 require an external reference voltage?
No, the TLC2558CDWG4 includes an internal 4-V reference that can be selected via CFR bit D11. When internal reference is enabled, REFP and REFM pins serve as decoupling points for the internal reference circuitry and must be bypassed with 10 µF and 0.1 µF capacitors. An external reference may be used for higher accuracy or different voltage scaling, but it is not required for basic operation of the TLC2558CDWG4.
How does the CSTART pin function in extended sampling mode on the TLC2558CDWG4?
In extended sampling mode, the CSTART pin provides asynchronous control of sampling timing: a high-to-low transition initiates sampling, and a low-to-high transition ends sampling and starts conversion. This allows precise control over sampling duration independent of SCLK frequency or count, which is essential for high-impedance analog sources (>1 kΩ) or applications requiring fixed aperture time. The TLC2558CDWG4 retains this behavior across all conversion modes when CSTART is active.
Can the TLC2558CDWG4 operate in pseudo-differential mode, and how is it configured?
Yes, the TLC2558CDWG4 supports pseudo-differential mode by setting CFR bit D7 = 1. In this mode, A2 becomes the dedicated MINUS input, and seven channels (A0, A1, A3–A7) serve as PLUS inputs. The MINUS input accepts up to ±0.2 V ripple, enabling effective ground noise rejection. Configuration is performed via a 16-bit write CFR command (e.g., 0xA000 + 12-bit data), and the setting persists through hardware/software power-down cycles in the TLC2558CDWG4.
What are the FIFO interrupt trigger levels available on the TLC2558CDWG4?
The TLC2558CDWG4 offers four programmable FIFO interrupt trigger levels via CFR bits D1:D0: 00 = full (7 entries), 01 = 3/4 full (5 entries), 10 = 1/2 full (3 entries), and 11 = 1/4 full (1 entry). When the FIFO reaches the selected level, the EOC/(INT) pin asserts a falling-edge interrupt. This allows the host processor to optimize data read timing - e.g., triggering a FIFO read before overflow - without continuous polling, improving efficiency in the TLC2558CDWG4's multi-channel acquisition workflow.
TLC2558CDWG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Discontinued at Digi-Key
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 400k
- Number of Inputs:
- 7, 8
- Input Type:
- Pseudo-Differential, Single Ended
- Data Interface:
- SPI
- Configuration:
- MUX-S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 20-SOIC
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
TLC2558CDWG4 FAQ
1.How can I place an order for TLC2558CDWG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TLC2558CDWG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLC2558CDWG4 reliable?
The price and inventory of TLC2558CDWG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLC2558CDWG4 is usually 5 days.
3.What payment methods are accepted for TLC2558CDWG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLC2558CDWG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLC2558CDWG4?
TLC2558CDWG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLC2558CDWG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLC2558CDWG4?
For technical support, including TLC2558CDWG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLC2558CDWG4 requirements.
6.How does Aetrix verify that TLC2558CDWG4 is sourced from the original manufacturer or authorized distributors?
All TLC2558CDWG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLC2558CDWG4 meets industry standards.
7.What is the process for return or replacement of TLC2558CDWG4?
All TLC2558CDWG4 units undergo pre-shipment inspection (PSI). If there is an issue with TLC2558CDWG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLC2558CDWG4 part is unused and in its original packaging.
Return procedure for TLC2558CDWG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLC2558CDWG4 Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

