Texas Instruments TLC2558CPWG4
- Part No.:
- TLC2558CPWG4
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TLC2558CPWG4.pdf
- Description:
- IC ADC 12BIT SAR 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,991
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLC2558CPWG4 from Texas Instruments is a 12-bit, 400 kSPS serial analog-to-digital converter (ADC) with 8-channel analog multiplexer, built-in 4-V reference, and 8× FIFO buffer. It operates from a single 5-V supply, supports SPI/DSP-compatible serial interface up to 20 MHz SCLK, and features hardware/software/auto power-down modes (1 µA max in auto mode). It is used in industrial data acquisition systems requiring low-power, multi-channel sampling with programmable sweep sequencing.
For engineers reviewing the TLC2558CPWG4 datasheet, TLC2558CPWG4 pinout, TLC2558CPWG4 application, or TLC2558CPWG4 equivalent, key selection considerations include its 8-channel pseudo-differential/single-ended input capability, configurable sampling period (12/24 SCLKs), EOC/INT dual-function pin, FIFO-triggered interrupt levels, and compatibility with TMS320 DSP frame sync protocols.
Technical Context
The TLC2558CPWG4 implements a 12-bit successive-approximation register (SAR) ADC with binary-weighted capacitor array and 2-bit resistor-string DAC. Conversion clock is derived directly from SCLK (or SCLK/2), enabling 1.6 µs conversion time at 20 MHz. Sampling is controlled either synchronously via CS/FS edges or asynchronously via CSTART pin for extended sampling control.
It integrates an 8-channel analog multiplexer with break-before-make switching, on-chip 4-V reference (selectable via CFR.D11), and a 12-bit configuration register (CFR) that retains settings across power-down states. The device supports four conversion modes - one-shot, repeat, sweep, and repeat-sweep - with FIFO-based data buffering and programmable trigger thresholds (1/4, 1/2, 3/4, or full FIFO level).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit SAR architecture delivering 1 LSB differential/integral nonlinearity error. |
| Throughput | 400 kSPS maximum - achieved with 20 MHz SCLK and short (12-cycle) sampling period. |
| Analog Inputs | 8 single-ended or pseudo-differential channels (A0–A7); A2 serves as MINUS input in pseudo-diff mode. |
| Reference | Internal 4-V reference or external reference (REFP/REFM); REFP–REFM range defines full-scale voltage. |
| Power Consumption | 6 mA at 5.5 V with internal reference; 1 µA max in auto power-down mode (external reference). |
| Serial Interface | SPI/DSP-compatible 4-wire interface (SDI/SDO/SCLK/CS or FS); supports both rising- and falling-edge data transfer. |
| FIFO Depth | 8-word deep FIFO with programmable interrupt trigger levels (1, 3, 5, or 7 entries filled). |
Pinout & Package
Package: 20-pin TSSOP (PW), RoHS-compliant, body size 6.5 mm × 4.4 mm, 0.65 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (SDO) | Serial data output | 3-state MSB-first output for conversion results, CFR reads, or FIFO reads; high-impedance when CS is high. |
| 2 (SDI) | Serial data input | Command and configuration data input (D15–D0); first 4 bits decode command (e.g., channel select, FIFO read). |
| 3 (SCLK) | Serial clock input | Master clock source for data transfer and internal conversion timing; supports up to 20 MHz operation. |
| 4 (EOC/(INT)) | End-of-conversion / interrupt output | Configurable as EOC (mode 00 only) or INT (all other modes); falling edge signals ready data or FIFO threshold event. |
| 5 (VCC) | Positive supply | Single 5-V supply for analog and digital circuitry; decoupling required near pin. |
| 6–9, 10–13 (A0–A7) | Analog input terminals | Eight single-ended inputs; A2 functions as pseudo-differential MINUS input when CFR.D7 = 1. |
| 14 (REFM) | Reference ground / external ref return | Return path for internal reference or negative terminal of external reference; requires 10 µF + 0.1 µF decoupling. |
| 15 (REFP) | Reference voltage / external ref positive | Positive terminal for external reference; internal 4-V reference connects between REFP and REFM. |
| 16 (CS) | Chip select | Active-low enable for serial interface; resets internal counter and enables SDI/SDO; doubles as FS when unused. |
| 17 (FS) | DSP frame sync input | Indicates start of serial data frame for TMS320 DSP interface; overrides CS if active low during CS fall. |
| 18 (PWDN) | Power-down control | Active-low signal disabling analog and reference circuits; device resumes on next CS or CSTART activation. |
| 19 (GND) | Analog/digital ground | Common return for all circuitry; separate grounding recommended for REFP/REFM decoupling. |
| 20 (CSTART) | Asynchronous sampling control | Hardware-controlled sampling start/hold: falling edge initiates sampling, rising edge triggers conversion. |
Key Features
| Feature | Design Value |
|---|---|
| Programmable sampling period | Short (12 SCLKs) or long (24 SCLKs) sampling enables optimization for high-impedance sources or fast SCLK rates. |
| Auto channel sweep sequencing | Four selectable 8-channel sequences (e.g., 0–1–2–3–4–5–6–7 or 0–2–4–6–0–2–4–6) reduce host polling overhead. |
| Flexible reference options | Internal 4-V reference eliminates external component need; external reference supports custom full-scale ranges. |
| Multi-mode FIFO buffering | 8-word FIFO with four programmable interrupt thresholds allows deterministic data capture without continuous polling. |
| Dual serial interface support | Native SPI (CS-driven) and TMS320 DSP (FS-driven) protocols simplify integration with diverse host processors. |
Applications
| Industrial Data Acquisition | Motor Control Feedback |
|---|---|
|
Use Scenario: Monitoring temperature, pressure, and current sensors across multiple points in PLC-based automation systems. IC Role / Device Role / Timing Role: 8-channel ADC performing synchronized sampling of analog sensor outputs with FIFO-based burst reads to minimize CPU load. Use Value: Reduces host processor interrupt frequency by 75% compared to single-sample polling, while maintaining 400 kSPS aggregate throughput. |
Use Scenario: Capturing phase currents and bus voltage in three-phase inverter drives for real-time field-oriented control (FOC). IC Role / Device Role / Timing Role: Pseudo-differential ADC acquiring current-sense amplifier outputs with A2 as common-mode rejection node. Use Value: Enables ±0.2 V ground noise rejection on current sense paths, improving torque accuracy under high dv/dt switching conditions. |
| Test & Measurement Equipment | Medical Sensor Interfaces |
|
Use Scenario: Multi-channel voltage logging in portable handheld DMMs and oscilloscope front-ends. IC Role / Device Role / Timing Role: Low-power ADC operating in auto power-down mode between measurements to extend battery life. Use Value: Achieves 1 µA standby current with external reference, enabling >100-hour battery operation in sleep-wake cycles. |
Use Scenario: Analog signal conditioning for ECG, EEG, and pulse oximetry sensors in patient monitoring devices. IC Role / Device Role / Timing Role: High-SNR ADC (69 dB SNDR at 12 kHz) digitizing low-amplitude bio-potential signals with minimal quantization noise. Use Value: Supports diagnostic-grade resolution (≥10-bit ENOB) at clinically relevant bandwidths (DC–1 kHz). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit serial ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS7822U | 8-bit resolution, 200 kSPS, no internal reference, no FIFO, SPI-only (no FS support). | Limited to lower-precision applications where cost and board space outweigh resolution needs. | Select when 8-bit resolution suffices and TMS320 DSP interface is unnecessary. |
| TLC2543CN | 12-bit, 66 kSPS, 11-channel, no CSTART pin, no auto power-down, 4.5–5.5 V supply range. | Lower throughput and fixed sampling timing limit suitability for high-speed or ultra-low-power designs. | Choose for legacy designs requiring pin compatibility with older TI 2543 family, not for new low-power systems. |
Compared with ADS7822U and TLC2543CN, the TLC2558CPWG4 delivers higher resolution, faster throughput, integrated FIFO buffering, and true auto power-down - making it optimal for new industrial and medical systems demanding precision, speed, and energy efficiency.
Availability
TLC2558CPWG4 is available at Aetrix Electronics and suitable for industrial data acquisition, motor control feedback, test equipment, and medical sensor interfaces requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for TLC2558CPWG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in precision data converters and industrial-grade IC design.
The TLC2558CPWG4 belongs to TI's legacy precision ADC product line, engineered specifically for low-power, multi-channel industrial sensing and control applications where serial interface flexibility and on-chip resource integration are critical.
FAQ
What is the maximum sampling rate supported by the TLC2558CPWG4?
The TLC2558CPWG4 achieves a maximum throughput of 400 kSPS when using a 20 MHz SCLK and the short (12 SCLK) sampling period. This rate assumes optimal analog input settling and proper decoupling of REFP/REFM. At lower SCLK frequencies or with long sampling enabled, the effective rate decreases proportionally.
Does the TLC2558CPWG4 require an external reference, or does it have an internal one?
The TLC2558CPWG4 includes a factory-trimmed 4-V internal reference usable via REFP and REFM pins. External reference operation is optional and selected via CFR bit D11. When using the internal reference, REFP and REFM must be decoupled with 10 µF and 0.1 µF capacitors.
How many analog input channels does the TLC2558CPWG4 support, and what input configurations are available?
The TLC2558CPWG4 supports eight analog input channels (A0–A7). All channels can be configured as single-ended inputs. In pseudo-differential mode (enabled via CFR.D7), A2 serves as the common-mode (MINUS) input, allowing seven differential pairs (A0–A2, A1–A2, ..., A7–A2) with ±0.2 V ripple tolerance on A2.
What is the function of the CSTART pin on the TLC2558CPWG4?
The CSTART pin provides hardware-controlled asynchronous sampling initiation. A falling edge starts analog sampling; a rising edge ends sampling and begins conversion. This enables precise timing control independent of SCLK, critical for high-impedance sources or when SCLK timing conflicts with required sampling duration.
Can the TLC2558CPWG4 interface directly with TMS320 DSP processors?
Yes - the TLC2558CPWG4 supports native TMS320 DSP interfacing via its FS (frame sync) pin. When FS is active low, data transfers use falling-edge SCLK for input and rising-edge SCLK for output, matching standard DSP serial port timing. CS may remain asserted during multi-word transfers.
TLC2558CPWG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 400k
- Number of Inputs:
- 7, 8
- Input Type:
- Pseudo-Differential, Single Ended
- Data Interface:
- SPI
- Configuration:
- MUX-S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 20-TSSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
TLC2558CPWG4 FAQ
1.How can I place an order for TLC2558CPWG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TLC2558CPWG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLC2558CPWG4 reliable?
The price and inventory of TLC2558CPWG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLC2558CPWG4 is usually 5 days.
3.What payment methods are accepted for TLC2558CPWG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLC2558CPWG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLC2558CPWG4?
TLC2558CPWG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLC2558CPWG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLC2558CPWG4?
For technical support, including TLC2558CPWG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLC2558CPWG4 requirements.
6.How does Aetrix verify that TLC2558CPWG4 is sourced from the original manufacturer or authorized distributors?
All TLC2558CPWG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLC2558CPWG4 meets industry standards.
7.What is the process for return or replacement of TLC2558CPWG4?
All TLC2558CPWG4 units undergo pre-shipment inspection (PSI). If there is an issue with TLC2558CPWG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLC2558CPWG4 part is unused and in its original packaging.
Return procedure for TLC2558CPWG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLC2558CPWG4 Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

