Texas Instruments TLC2558IPWR
- Part No.:
- TLC2558IPWR
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TLC2558IPWR.pdf
- Description:
- IC ADC 12BIT SAR 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,615
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLC2558IPWR from Texas Instruments is a 12-bit, 400 kSPS, 8-channel serial analog-to-digital converter (ADC) with built-in 4-V reference, 8× FIFO, and SPI/DSP-compatible interface. It operates from a single 5-V supply, supports differential/single-ended inputs, and features hardware- and software-controllable power-down modes (1 µA max). It is used in industrial data acquisition systems requiring low-power, multi-channel sampling with programmable sweep sequencing.
For engineers reviewing the TLC2558IPWR datasheet, TLC2558IPWR pinout, TLC2558IPWR application, or TLC2558IPWR equivalent, key selection considerations include its 8-channel multiplexing capability, 12-bit SAR architecture with ±1 LSB DNL/INL, 69 dB SNDR at 12 kHz, auto-sweep mode support, and compatibility with both microcontroller SPI and TMS320 DSP frame-sync interfaces.
Technical Context
The TLC2558IPWR implements a successive-approximation register (SAR) ADC using a 2-bit resistor-string DAC and binary-weighted capacitor array for charge redistribution. Conversion clock is derived directly from SCLK (up to 20 MHz), enabling 1.6 µs conversion time. Sampling is configurable as normal (12 or 24 SCLK cycles) or extended via asynchronous CSTART control.
It integrates an 8-input analog multiplexer with break-before-make switching, on-chip 4-V reference (selectable vs external), and a 12-bit configuration register (CFR) that retains settings across power-down states. Four conversion modes - one-shot, repeat, sweep, and repeat-sweep - are controlled via CFR bits D6–D5 and supported by FIFO-triggered interrupt generation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit SAR architecture delivering unipolar straight binary or 2's complement output format. |
| Max Throughput | 400 kSPS - achieved with 20-MHz SCLK and short sampling (12 SCLKs), enabling real-time signal capture. |
| Differential Nonlinearity | ±1 LSB - ensures monotonicity and accurate code transitions across full-scale range. |
| Signal-to-Noise + Distortion | 69 dB at fIN = 12 kHz - specifies dynamic performance for audio and sensor signal digitization. |
| Analog Input Range | 0 V to VCC (5 V) with 500-kHz bandwidth - supports direct connection to buffered transducer outputs. |
| Power Consumption | 6 mA at 5.5 V with internal reference; 1 µA max in auto power-down - enables battery-operated DAQ designs. |
| FIFO Depth | 8 × 12-bit entries - buffers sequential conversions to reduce host processor polling overhead in sweep modes. |
Pinout & Package
The TLC2558IPWR is housed in a 20-pin TSSOP (PW) package with 0.65-mm pitch, rated for –40°C to +85°C operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SDO | Serial Data Output | 3-state MSB-first output carrying conversion results or CFR contents; active only during CS low or FS active. |
| SDI | Serial Data Input | Accepts 16-bit command/data frames (4-bit CMR + 12-bit payload); timing depends on FS state. |
| SCLK | Serial Clock Input | Drives all serial transfers and serves as conversion clock source (up to 20 MHz). |
| EOC/(INT) | End-of-Conversion / Interrupt | Configurable as EOC (mode 00 only) or INT (all other modes); signals data readiness with falling edge. |
| VCC | Positive Supply | Single 5-V supply powering analog and digital sections; decoupling required at pin. |
| A0–A7 | Analog Input Channels | Eight single-ended or pseudo-differential inputs; A2 serves as MINUS input when pseudo-diff enabled. |
| CS | Chip Select | Active-low enable for serial interface; resets internal counter and enables SDI/SDO; doubles as FS when unused. |
| REFP / REFM | Reference Inputs | Accept external reference or connect to internal 4-V reference; require 10-µF + 0.1-µF decoupling. |
| PWDN | Power-Down Control | Hardware-initiated shutdown of analog/reference circuits; device resumes after CS or CSTART activation. |
| CSTART | Asynchronous Sampling Trigger | Edge-controlled start/end of sampling period; enables extended sampling independent of SCLK timing. |
Key Features
| Feature | Design Value |
|---|---|
| Programmable Auto-Channel Sweep | Four selectable 8-channel sequences (e.g., 0–1–2–3–4–5–6–7 or 0–2–4–6–0–2–4–6) reduce firmware overhead in multi-sensor monitoring. |
| Flexible Reference Options | Internal 4-V reference or external reference support allows optimization of full-scale range and noise immunity without external components. |
| Dual Sampling Modes | Normal sampling (12/24 SCLK) and extended sampling (CSTART-controlled) accommodate high-impedance sources and variable timing constraints. |
| Four Conversion Modes | One-shot, repeat, sweep, and repeat-sweep modes provide deterministic behavior for event-triggered, continuous, or periodic acquisition tasks. |
| Low-Power Power-Down States | Software/hardware/auto power-down modes achieve ≤1 µA quiescent current, extending battery life in portable instrumentation. |
Applications
| Industrial Sensor Monitoring | Automated Test Equipment |
|---|---|
Use Scenario: Continuous voltage/current measurement from eight temperature, pressure, and flow sensors in a PLC I/O module. IC Role / Device Role / Timing Role: 8-channel SAR ADC performing synchronized sweep-mode conversions with FIFO buffering and INT-driven host readback. Use Value: Eliminates need for external multiplexer and sample-hold circuitry while maintaining 12-bit accuracy and <1.6 µs conversion time per channel. | Use Scenario: High-speed parametric testing of analog ICs using stimulus-response methodology with multiple test points. IC Role / Device Role / Timing Role: Precision ADC capturing transient waveforms under DSP-controlled frame-sync timing with repeat-sweep mode and programmable trigger levels. Use Value: Enables deterministic, low-latency acquisition of up to eight test nodes per sweep cycle without host CPU intervention between samples. |
| Portable Data Loggers | Motor Drive Current Sensing |
Use Scenario: Battery-powered environmental logger recording temperature, humidity, and light intensity over extended periods. IC Role / Device Role / Timing Role: Low-power ADC operating in auto power-down mode between sweep intervals, activated by timer or external wake-up signal. Use Value: Achieves multi-week operation on coin-cell batteries due to 1 µA shutdown current and efficient FIFO-based burst reads. | Use Scenario: Real-time phase current sampling in three-phase inverter drives for field-oriented control (FOC) algorithms. IC Role / Device Role / Timing Role: High-fidelity ADC capturing synchronized current samples across three shunt resistors using pseudo-differential inputs and extended sampling. Use Value: Supports accurate current reconstruction with ±0.2 V common-mode ripple tolerance on MINUS input, minimizing ground noise coupling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit, multi-channel, serial ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS7822U | 8-channel, 12-bit, 200 kSPS, SPI-only interface, no FIFO, no internal reference. | Lacks auto-sweep and FIFO buffering; requires external reference and higher SCLK setup for equivalent throughput. | Select when cost sensitivity outweighs need for integrated FIFO and flexible timing control. |
| MCP3208-I/P | 8-channel, 12-bit, 100 kSPS, SPI-only, no internal reference, no power-down modes below 500 µA. | Lower throughput and higher quiescent current limit use in ultra-low-power or high-speed applications. | Prefer for legacy PIC-based designs where pin compatibility and simple command set are prioritized over performance. |
Compared with ADS7822U and MCP3208-I/P, the TLC2558IPWR delivers higher throughput (400 kSPS), integrated FIFO and reference, lower power-down current (1 µA), and dual-interface support (SPI/DSP), making it optimal for resource-constrained, multi-channel embedded systems requiring deterministic timing and minimal external components.
Availability
TLC2558IPWR is available at Aetrix Electronics and suitable for industrial sensor monitoring, automated test equipment, portable data loggers, and motor drive current sensing requiring stable component supply and long-term production continuity.
Supply support for TLC2558IPWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies.
The TLC2558IPWR belongs to TI's precision data acquisition product line, designed specifically for low-power, multi-channel industrial and instrumentation applications demanding high resolution, flexible timing, and robust serial interfacing.
FAQ
What is the maximum sampling rate achievable with the TLC2558IPWR?
The TLC2558IPWR achieves a maximum throughput of 400 kSPS when operated with a 20-MHz SCLK and short sampling period (12 SCLK cycles). This corresponds to a 1.6-µs conversion time per sample. The actual sustained rate depends on host interface overhead, FIFO management, and selected conversion mode - for example, sweep mode with FIFO threshold set to full (8 entries) enables burst acquisition at this peak rate before requiring a read cycle.
Does the TLC2558IPWR require an external reference voltage?
No, the TLC2558IPWR includes an internal 4-V reference that can be selected via the CFR.D11 bit. When internal reference is enabled, REFP and REFM must be decoupled with 10-µF and 0.1-µF capacitors. An external reference may be used for improved accuracy or customized full-scale range, but it is not required for basic operation of the TLC2558IPWR.
How does the CSTART pin function in the TLC2558IPWR?
The CSTART pin provides asynchronous control over sampling timing in the TLC2558IPWR. A high-to-low transition initiates sampling; a low-to-high transition ends sampling and starts conversion. This extended sampling mode operates independently of SCLK and CS, allowing precise control of acquisition window duration - especially useful for high-impedance sources or when SCLK frequency limits normal sampling time. CSTART must be tied to VCC if unused.
Can the TLC2558IPWR interface directly with a TMS320 DSP?
Yes, the TLC2558IPWR supports direct interfacing with TMS320 DSPs via its FS (frame sync) pin. When FS is active, input data is latched on falling SCLK edges and output data changes on rising SCLK edges - matching standard DSP serial port timing. The CS pin may be tied high and FS used exclusively as the frame synchronization signal, simplifying connection and eliminating the need for additional glue logic in the TLC2558IPWR design.
What are the key differences between the TLC2558IPWR and TLC2554IPWR?
The TLC2558IPWR features 8 analog inputs (A0–A7) versus 4 in the TLC2554IPWR (A0–A3), and supports more sweep sequence options (four 8-channel patterns vs. four 4-channel patterns). Both share identical core specs: 12-bit resolution, 400 kSPS, FIFO, reference options, and power-down modes. Pinout differs - TLC2558IPWR uses 20-pin TSSOP with A4–A7 and CSTART exposed; TLC2554IPWR uses 16-pin packages without those pins. The TLC2558IPWR is not pin-compatible with TLC2554IPWR.
TLC2558IPWR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 400k
- Number of Inputs:
- 7, 8
- Input Type:
- Pseudo-Differential, Single Ended
- Data Interface:
- SPI
- Configuration:
- MUX-S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 20-TSSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
TLC2558IPWR FAQ
1.How can I place an order for TLC2558IPWR through Aetrix?
Please submit a Request for Quotation (RFQ) for TLC2558IPWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLC2558IPWR reliable?
The price and inventory of TLC2558IPWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLC2558IPWR is usually 5 days.
3.What payment methods are accepted for TLC2558IPWR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLC2558IPWR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLC2558IPWR?
TLC2558IPWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLC2558IPWR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLC2558IPWR?
For technical support, including TLC2558IPWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLC2558IPWR requirements.
6.How does Aetrix verify that TLC2558IPWR is sourced from the original manufacturer or authorized distributors?
All TLC2558IPWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLC2558IPWR meets industry standards.
7.What is the process for return or replacement of TLC2558IPWR?
All TLC2558IPWR units undergo pre-shipment inspection (PSI). If there is an issue with TLC2558IPWR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLC2558IPWR part is unused and in its original packaging.
Return procedure for TLC2558IPWR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLC2558IPWR Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

