Texas Instruments TLC320AD545PTG4
- Part No.:
- TLC320AD545PTG4
- Manufacturer:
- Texas Instruments
- Category:
- CODECS
- Package:
- 48-LQFP
- Datasheet:
-
TLC320AD545PTG4.pdf
- Description:
- IC DATA/FAX CODEC 1CH 48-LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,674
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLC320AD545PTG4 from Texas Instruments is a single-channel mixed-signal data/fax codec integrating 16-bit sigma-delta ADC/DAC, analog hybrid circuitry, programmable gain amplifiers, and an 8-Ω AT41 speaker driver. It supports up to 11.025 kHz sample rate, operates from 3.3 V or 5 V supplies, and delivers 80 dB SNR+D for ADC and 78 dB for DAC. It is used in fax modems, voice-band data terminals, and legacy telephony interface designs.
For engineers reviewing the TLC320AD545PTG4 datasheet, TLC320AD545PTG4 pinout, TLC320AD545PTG4 application, or TLC320AD545PTG4 equivalent, key selection considerations include its dual-supply flexibility (AVDD/DVDD/MVDD), FS high/low serial mode selectability, transformer reference voltage (2.5 V / 1.5 V), flash write enable output (FLSH_OUT), and differential vs. single-ended hybrid configuration support.
Technical Context
The TLC320AD545PTG4 implements oversampling sigma-delta conversion with internal decimation (ADC) and interpolation (DAC) filters, synchronized frame-based serial communication (DT_FS/DT_SCLK/DT_DIN/DT_DOUT), and software-configurable gain control across three signal paths: Data_In PGA (0/6/12/18 dB), Data_Out PGA (0/–6/–12/–18 dB), and MONOUT amplifier (0/3/6/9/12 dB). Its hybrid section uses external R/C networks to set gain and filter poles.
It features two independent serial communication modes-primary (for 16-bit ADC/DAC data transfer) and secondary (for 16-bit register read/write)-with DT_DIN bit D0 triggering secondary access. The device lacks hardware power-down but supports software-initiated power-down via control register bit D6, preserving register contents while halting conversions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Sample Rate | Up to 11.025 kHz - sets maximum real-time voice/data throughput; derived as DT_MCLK/512. |
| ADC Dynamic Performance | 80 dB SNR+D at fs = 8 kHz - defines usable audio bandwidth and noise floor in voice-band applications. |
| DAC Dynamic Performance | 78 dB SNR+D at fs = 8 kHz - determines fidelity of reconstructed analog output for modem signaling or audio playback. |
| Supply Flexibility | Three independent rails: AVDD/DVDD/MVDD each configurable for 3.3 V or 5 V - enables mixed-voltage system integration without level shifters. |
| Reference Voltage | DT_REF = 2.5 V (5 V AVDD) or 1.5 V (3.3 V AVDD), ±2.5 mA - provides bias for transformer-coupled analog interfaces without external reference ICs. |
| Flash Write Enable | FLSH_OUT supplies ≤45 mA at 5 V when FLSH_IN is low - directly powers Intel 28F400B or AMD Am29F400 EEPROM programming cycles. |
| Operating Temperature | –40°C to +85°C - qualified for industrial-grade embedded telecom equipment and uncontrolled environment deployments. |
Pinout & Package
Package: 48-pin PT (TQFP), 7 mm × 7 mm, 0.5 mm pitch, exposed thermal pad (not electrically connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DREFP_ADC (47) | ADC reference filter output | Provides 3.375 V (5 V AVDD) or 2.25 V (3.3 V AVDD) bandgap reference; requires 0.1 µF ceramic capacitor to DREFM_ADC. |
| DT_DIN (33) | Digital input | Receives 16-bit primary data (DAC samples + D0 secondary request bit) or 16-bit secondary register writes; MSB-first, 2s-complement format. |
| DT_DOUT (31) | Digital output | Transmits 16-bit ADC samples during primary frame; outputs register data or 00h during secondary reads/writes; high-impedance when DT_FS inactive. |
| DT_FS (30) | Frame sync | Active-high (FS high mode) or active-low (FS low mode) signal defining start/end of serial frame; mode selected by SI_SEL voltage. |
| DT_SCLK (32) | Shift clock | Derived from DT_MCLK/2; clocks all serial data transfers on rising edge (FS high) or falling edge (FS low); defines timing resolution for bit alignment. |
| FLSH_OUT (23) | Flash power output | Switched 5 V output enabling external flash programming; only active when FLSH_IN is pulled low; max 45 mA load capability. |
| MONOUTP/MONOUTM (40/42) | Monitor speaker outputs | Differential 8-Ω speaker driver outputs; gain programmable to 0 dB or mute; selectable input source (DAC output or ADC input) via control register. |
Key Features
| Feature | Design Value |
|---|---|
| Programmable Gain Amplifier (Data_In) | 0/6/12/18 dB gain with mute - adapts to varying line-level analog inputs without external op-amp stages. |
| Differential Speaker Driver (AT41) | 8-Ω capable, 0 dB gain/mute - drives call-progress tone speakers directly, eliminating discrete buffer components. |
| Transformer Reference (DT_REF) | 2.5 V @ 5 V AVDD or 1.5 V @ 3.3 V AVDD, ±2.5 mA - enables single-supply hybrid operation with grounded center-tap transformers. |
| Analog & Digital Loopback | Configurable via control register bits D4 (analog) and D5 (digital) - enables in-system validation of ADC/DAC paths without external signal generators. |
| Software Power-Down Mode | Invoked by control register bit D6 - stops conversion clocks and resets counters while retaining all register settings for fast wake-up. |
Applications
| Fax Modem Interface | Voice-Band Data Terminal |
|---|---|
Use Scenario: Fax machine or multifunction printer connecting to PSTN via analog telephone line. IC Role / Device Role / Timing Role: Single-channel codec handling simultaneous transmit/receive analog signals, converting between voice-band audio and digital baseband for V.27/V.29/V.34 modulation. Use Value: Integrated hybrid and programmable gain eliminate need for external op-amps and line drivers, reducing BOM count and layout area. |
Use Scenario: Industrial telemetry unit transmitting sensor data over POTS using Bell 103/212A or ITU V.22bis protocols. IC Role / Device Role / Timing Role: Data/fax codec providing precise 11.025 kHz sampling and 16-bit resolution required for reliable symbol detection in noisy line conditions. Use Value: 80 dB ADC SNR+D ensures robust demodulation margin; software power-down extends battery life in intermittent transmission modes. |
| Legacy Telephony Gateway | Call Progress Tone Generator |
Use Scenario: VoIP-to-PSTN gateway bridging SIP endpoints to analog phone lines in enterprise PBX systems. IC Role / Device Role / Timing Role: Analog front-end codec interfacing FXS/FXO line cards, supporting echo cancellation reference paths and hybrid balancing. Use Value: Differential DTTX_INP/DTTX_INM and DTRXP/DTRXM inputs allow precise impedance matching to international telephony standards (ITU-T G.711, G.726). |
Use Scenario: Embedded system generating dial tone, busy signal, or ringback using local speaker instead of line-driven tones. IC Role / Device Role / Timing Role: Monitor speaker driver (MONOUTP/MONOUTM) delivering 0 dB gain to 8-Ω AT41 speaker with no external amplification. Use Value: Eliminates discrete Class-D amplifier and associated passive filtering; programmable mute prevents unintended tone emission during initialization. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar data/fax codec applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLV320AIC10IPFB | 16-bit stereo codec, 20-kHz max sample rate, integrated PLL, SPI/I²C interface - no FLSH_OUT or AT41 driver. | Targets higher-fidelity audio and modern microcontroller interfaces; lacks fax-specific hybrid and flash enable functionality. | Choose for new designs requiring wider bandwidth and digital control simplicity; not drop-in for legacy fax timing or speaker drive. |
| CS4461-CQZ | 24-bit mono sigma-delta codec, 11.025 kHz capable, 90 dB SNR+D, 3.3 V only, no analog hybrid or speaker driver. | Optimized for precision measurement and low-noise analog acquisition; requires external hybrid and amplifier circuitry. | Prefer when dynamic range >80 dB is mandatory and system already includes discrete hybrid/amplifier stages. |
Compared with TLV320AIC10IPFB and CS4461-CQZ, the TLC320AD545PTG4 uniquely integrates fax-optimized hybrid circuitry, transformer reference, flash write enable, and AT41 speaker driver - making it irreplaceable in cost-sensitive, space-constrained legacy telephony designs where those functions would otherwise require ≥5 discrete components.
Availability
TLC320AD545PTG4 is available at Aetrix Electronics and suitable for fax modems, voice-band data terminals, and legacy telephony gateways requiring stable component supply across extended product lifecycles.
Supply support for TLC320AD545PTG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of heritage in telecommunication interface ICs.
The TLC320AD545PTG4 belongs to TI's legacy mixed-signal data/fax codec family, designed specifically for PSTN-connected devices requiring integrated analog hybrid, programmable gain, and call-progress speaker drive in a single 48-pin TQFP package.
FAQ
What is the maximum sample rate supported by the TLC320AD545PTG4?
The TLC320AD545PTG4 supports a maximum sample rate of 11.025 kHz, determined by the equation DT_FS = DT_MCLK / 512. This rate is optimized for ITU-T V-series fax and data protocols. Higher rates are not supported due to fixed internal decimation/interpolation ratios and analog filter bandwidth limitations specified in the SLAS206C datasheet.
Does the TLC320AD545PTG4 support both 3.3 V and 5 V operation?
Yes, the TLC320AD545PTG4 supports mixed-voltage operation: AVDD, DVDD, and MVDD can each be independently configured for either 3.3 V or 5 V, enabling flexible integration into heterogeneous power domains. DT_REF scales accordingly (2.5 V at 5 V AVDD, 1.5 V at 3.3 V AVDD), and absolute maximum ratings confirm safe operation across both voltage grades.
How does the flash write enable function (FLSH_OUT) work on the TLC320AD545PTG4?
The TLC320AD545PTG4 provides FLSH_OUT (pin 23) as a switched 5 V output capable of sourcing up to 45 mA when FLSH_IN (pin 24) is pulled low. This directly powers the write/erase cycle of external flash memory devices such as Intel 28F400B or AMD Am29F400, eliminating the need for a separate charge-pump or DC-DC converter in fax modem designs.
Can the TLC320AD545PTG4 operate in differential or single-ended analog configurations?
Yes, the TLC320AD545PTG4 supports both configurations. For differential operation, DTRXP/DTRXM and DTTX_OUTP/DTTX_OUTM are used with external hybrid transformers. For single-ended, DTRXP is tied to DT_REF and DTTX_INP is shorted to DTTX_OUTM per datasheet Figure 6–3; DT_BUFP must be left unconnected in this mode to avoid signal coupling.
What serial interface modes does the TLC320AD545PTG4 support?
The TLC320AD545PTG4 supports two frame-sync modes: FS high mode (SI_SEL = DVDD) and FS low mode (SI_SEL = DVSS). Timing differs in activation edge (rising vs. falling) and FS pulse duration, but both use DT_SCLK for bit clocking and support primary (16-bit ADC/DAC) and secondary (16-bit register) transfers on the same four-pin interface (DT_DIN/DT_DOUT/DT_FS/DT_SCLK).
TLC320AD545PTG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-LQFP
- Packaging:
- Tray
- Product Status:
- Obsolete
- Type:
- Data/Fax
- Data Interface:
- Serial
- Resolution (Bits):
- 16 b
- Number of ADCs / DACs:
- 1 / 1
- Sigma Delta:
- Yes
- S/N Ratio, ADCs / DACs (db) Typ:
- 78 / 80
- Dynamic Range, ADCs / DACs (db) Typ:
- 80 / 80
- Voltage - Supply, Analog:
- 4.5V ~ 5.5V
- Voltage - Supply, Digital:
- 4.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-LQFP (7x7)
TLC320AD545PTG4 FAQ
1.How can I place an order for TLC320AD545PTG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TLC320AD545PTG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLC320AD545PTG4 reliable?
The price and inventory of TLC320AD545PTG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLC320AD545PTG4 is usually 5 days.
3.What payment methods are accepted for TLC320AD545PTG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLC320AD545PTG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLC320AD545PTG4?
TLC320AD545PTG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLC320AD545PTG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLC320AD545PTG4?
For technical support, including TLC320AD545PTG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLC320AD545PTG4 requirements.
6.How does Aetrix verify that TLC320AD545PTG4 is sourced from the original manufacturer or authorized distributors?
All TLC320AD545PTG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLC320AD545PTG4 meets industry standards.
7.What is the process for return or replacement of TLC320AD545PTG4?
All TLC320AD545PTG4 units undergo pre-shipment inspection (PSI). If there is an issue with TLC320AD545PTG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLC320AD545PTG4 part is unused and in its original packaging.
Return procedure for TLC320AD545PTG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLC320AD545PTG4 Tags

-
NAU88C22YG
Nuvoton Technology Corporation

-
TLV320AIC3100IRHBR
Texas Instruments

-
DA7212-01UM2
Renesas

-
NAU8810YG
Nuvoton Technology Corporation

-
DA7218-00U32
Renesas

-
CMX655DQ6-TR1K
CML Micro

-
SGTL5000XNLA3
NXP Semiconductors

-
TLV320AIC3104IRHBR
Texas Instruments

-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated

-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated

-
TLV320AIC3106IRGZR
Texas Instruments

-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

