Texas Instruments TLC3574IPW
- Part No.:
- TLC3574IPW
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TLC3574IPW.pdf
- Description:
- IC ADC 14BIT SAR 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,285
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLC3574IPW from Texas Instruments is a 14-bit, 4-channel single-ended pseudodifferential SAR analog-to-digital converter with ±10 V bipolar input range, 200-KSPS maximum throughput, and SPI/DSP-compatible serial interface operating up to 25 MHz. It integrates an on-chip analog multiplexer, built-in conversion clock, and 8-word FIFO, and is used in precision industrial data acquisition systems requiring high DC accuracy and low power.
For engineers reviewing the TLC3574IPW datasheet, TLC3574IPW pinout, TLC3574IPW application, or TLC3574IPW equivalent, key selection considerations include its 14-bit resolution with ±1 LSB INL, hardware-configurable sampling (normal/short/extended), dual-supply operation (5 V AVDD / 3–5 V DVDD), and TSSOP-20 package compatibility with industrial temperature range (−40°C to 85°C).
Technical Context
The TLC3574IPW employs a charge-redistribution SAR architecture with internal oscillator (6.5 MHz typical) or external SCLK-as-conversion-clock flexibility. Its analog front-end includes a 4-input MUX, programmable sampling control via CSTART or internal timing, and bipolar signal scaling for ±10 V full-scale range referenced to REFP/REFM.
Digital interface supports both SPI (CS/SDI/SDO/SCLK) and DSP (FS/SDI/SDO/SCLK) protocols, with EOC/INT output for host synchronization and configurable autochannel sweep. The device features hardware default mode (SDI tied to DVDD), autopower-down (20 µA), and 5.8 mA normal operation current.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit SAR - delivers 1 part in 16,384 quantization granularity for high-precision voltage measurement |
| Input Configuration | 4 single-ended or pseudodifferential channels - enables flexible sensor interfacing without external signal conditioning |
| Analog Input Range | ±10 V bipolar - supports direct connection to industrial transducers and op-amp outputs referenced to AGND |
| Throughput Rate | 200 KSPS maximum - sufficient for real-time monitoring of motor currents, temperature, and pressure signals |
| INL / DNL | ±1 LSB / ±0.5 LSB - ensures monotonicity and <0.006% full-scale linearity error for calibration-critical applications |
| Power Consumption | 5.8 mA normal / 20 µA power-down - enables battery-backed or energy-constrained embedded DAQ designs |
| SPI Clock Support | Up to 25 MHz SCLK - allows high-speed data transfer compatible with modern microcontrollers and DSPs |
| Operating Temperature | −40°C to +85°C - qualified for industrial environments including factory automation and PLC modules |
Pinout & Package
Package: 20-pin TSSOP (PW), 4.4 mm × 6.5 mm body, 0.65 mm pitch, exposed pad not specified - suitable for compact PCB layouts with standard reflow profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A3 | Analog input channels | Select one of four single-ended inputs; source impedance ≤25 Ω required for normal sampling |
| AGND (pins 14, 18) | Analog ground reference | Common return for AVDD, REFP, REFM, and analog inputs; must be isolated from DGND |
| AVDD (pins 13, 19) | Analog supply | +5 V ±5% supply powering internal ADC core, MUX, and reference circuitry |
| COMP | Internal compensation | Requires 0.1 µF capacitor to AGND to stabilize internal op-amp loop for accurate sampling |
| CS | Chip select / SPI slave select | Falling edge initiates conversion cycle and enables serial interface; can be grounded for single-device systems |
| CSTART | External sampling trigger | High-to-low transition starts sample phase; low pulse width controls sampling period in extended mode |
| DGND | Digital ground | Return path for DVDD and digital I/O; must be connected to system digital ground plane |
| DVDD | Digital supply | +3 V to +5 V supply for logic interface; supports mixed-voltage host systems |
| EOC/INT | End-of-conversion indicator | Active-low interrupt signals data readiness; cleared by CS↓, FS↑, or CSTART↓ |
| FS | Frame sync for DSP interface | Rising edge initiates serial frame; tie to DVDD when using SPI-only configuration |
| REFM | Negative reference input | Connected to AGND; sets lower bound of ±10 V input range with REFP |
| REFP | Positive reference input | Accepts 3.96–4.04 V; requires 10 µF || 0.1 µF decoupling to REFM for noise immunity |
| SCLK | Serial clock input | Drives SDI/SDO timing; also serves as external conversion clock when selected |
| SDI | Serial data input | Accepts 16-bit command/data frames; tied to DVDD for hardware-default initialization |
| SDO | Serial data output | 3-state MSB-first output; high-impedance when CS is high; valid after CS↓ or FS↑ |
Key Features
| Feature | Design Value |
|---|---|
| Built-in 8-word FIFO | Buffers consecutive conversions to reduce host CPU overhead and prevent data loss during burst reads |
| Programmable sampling modes | Supports normal (44 SCLK), short (12 SCLK), or extended (CSTART-controlled) sampling to match source impedance and bandwidth |
| Hardware default configuration | Eliminates firmware initialization when SDI is tied to DVDD-enables plug-and-play integration |
| Dual-supply operation | Independent 5 V analog and 3–5 V digital rails simplify power architecture and improve noise isolation |
| Autopower-down mode | Automatically enters 20 µA sleep state between conversions-critical for low-duty-cycle sensor monitoring |
| Pseudodifferential input capability | Rejects common-mode noise on A0–A3 inputs without external instrumentation amplifiers |
Applications
| Industrial Process Monitoring | Motor Control Feedback |
|---|---|
Use Scenario: Continuous voltage/current sensing across multiple sensors in PLC I/O modules. IC Role / Device Role / Timing Role: Primary ADC acquiring synchronized samples from 4 analog field inputs at 200 KSPS. Use Value: ±1 LSB INL and ±10 V range enable direct interface to 4–20 mA transducers with minimal external components. |
Use Scenario: Real-time acquisition of phase currents and DC bus voltage in three-phase inverter drives. IC Role / Device Role / Timing Role: High-speed sampling node feeding current-loop control algorithms in motor control MCUs. Use Value: 200-KSPS throughput and hardware-triggered CSTART support precise timing alignment with PWM cycles. |
| Test & Measurement Equipment | Energy Metering Front-End |
Use Scenario: Portable multimeter or data logger capturing calibrated voltage waveforms with DC accuracy. IC Role / Device Role / Timing Role: Precision digitizer with internal reference and FIFO buffering for stable waveform capture. Use Value: 79 dB SINAD and 12.8 ENOB at 20 kHz ensure laboratory-grade signal fidelity without external dithering. |
Use Scenario: Revenue-grade meter measuring voltage and current inputs under varying grid conditions. IC Role / Device Role / Timing Role: Bipolar ADC handling ±10 V scaled outputs from current shunts and potential transformers. Use Value: Bipolar input range and −40°C to +85°C rating support operation across wide ambient and electrical stress conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 14-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8325IPW | 16-bit resolution, 100-KSPS, SPI-only, no internal oscillator or FIFO | Lacks hardware sampling control and integrated MUX; requires external clock and buffer memory | Choose when higher resolution outweighs speed and feature set; verify layout accommodates larger 20-TSSOP footprint |
| TLC3578IPW | Same family, 8-channel variant in identical PW package; shares pinout except A4–A7 additions | Direct upgrade path for systems needing more analog inputs without redesigning interface logic | Select when future channel expansion is anticipated; software changes limited to MUX address register writes |
Compared with ADS8325IPW, TLC3574IPW offers higher throughput and integrated features at lower resolution; compared with TLC3578IPW, it provides identical performance in a smaller 4-channel footprint-ideal for space-constrained industrial nodes where channel count is fixed.
Availability
TLC3574IPW is available at Aetrix Electronics and suitable for industrial process monitoring, motor control feedback, and test equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for TLC3574IPW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in precision data converters and industrial-grade IC design.
The TLC357x family was engineered for high-accuracy, low-power industrial data acquisition-emphasizing robust bipolar input handling, flexible digital interfacing, and seamless integration into resource-constrained embedded systems.
FAQ
What is the maximum sampling rate supported by the TLC3574IPW?
The TLC3574IPW achieves a maximum throughput of 200 KSPS under normal long-sampling conditions with fixed-channel operation. This rate assumes internal OSC clocking and accounts for multiplexer settling time. When switching channels, effective throughput decreases due to additional settling requirements. The TLC3574IPW maintains this performance across its full −40°C to +85°C operating range with AVDD = 5 V and SCLK = 25 MHz.
Does the TLC3574IPW require external reference components?
Yes, the TLC3574IPW requires external decoupling on REFP and REFM: a 10 µF tantalum (or ceramic) capacitor in parallel with a 0.1 µF ceramic capacitor between REFP and REFM. REFM must be connected to AGND. No external reference IC is needed-the device operates with this passive network to achieve ±10 V full-scale range and specified 79 dB SINAD performance.
Can the TLC3574IPW operate with a 3.3 V digital supply?
Yes, the TLC3574IPW supports DVDD from 2.7 V to 5.5 V, making it fully compatible with 3.3 V digital systems. VIH is guaranteed at 2.1 V (min) and VIL at 0.6 V (max) when DVDD = 3 V. All digital I/O-including CS, SCLK, SDI, and SDO-function correctly at 3.3 V, enabling direct interfacing with ARM Cortex-M or FPGA I/O banks without level shifting.
How does the CSTART pin affect sampling behavior in the TLC3574IPW?
The CSTART pin enables asynchronous, hardware-controlled sampling in the TLC3574IPW. A high-to-low transition initiates the sample phase; the low pulse width directly determines sampling duration-critical for high-impedance sources (>25 Ω). A low-to-high transition triggers hold-and-convert. This bypasses internal timing constraints, allowing precise synchronization with external events independent of SCLK or CS timing.
Is the TLC3574IPW pin-compatible with other devices in the TLC357x family?
Yes, the TLC3574IPW is pin-compatible with TLC2574IPW (12-bit variant) in the same PW package, sharing identical pin functions and layout. It is also footprint-compatible with TLC3578IPW, though the latter adds A4–A7 pins (unused on TLC3574IPW); those pins must be left unconnected or tied to AGND per design guidelines. No PCB revision is needed when migrating between these variants.
TLC3574IPW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 200k
- Number of Inputs:
- 2, 4
- Input Type:
- Pseudo-Differential, Single Ended
- Data Interface:
- SPI
- Configuration:
- MUX-S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 2.7V ~ 5.5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 20-TSSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
TLC3574IPW FAQ
1.How can I place an order for TLC3574IPW through Aetrix?
Please submit a Request for Quotation (RFQ) for TLC3574IPW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLC3574IPW reliable?
The price and inventory of TLC3574IPW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLC3574IPW is usually 5 days.
3.What payment methods are accepted for TLC3574IPW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLC3574IPW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLC3574IPW?
TLC3574IPW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLC3574IPW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLC3574IPW?
For technical support, including TLC3574IPW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLC3574IPW requirements.
6.How does Aetrix verify that TLC3574IPW is sourced from the original manufacturer or authorized distributors?
All TLC3574IPW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLC3574IPW meets industry standards.
7.What is the process for return or replacement of TLC3574IPW?
All TLC3574IPW units undergo pre-shipment inspection (PSI). If there is an issue with TLC3574IPW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLC3574IPW part is unused and in its original packaging.
Return procedure for TLC3574IPW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLC3574IPW Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

