Texas Instruments TLC5924RHBR
- Part No.:
- TLC5924RHBR
- Manufacturer:
- Texas Instruments
- Category:
- LED Drivers
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
TLC5924RHBR.pdf
- Description:
- IC LED DRIVER LINEAR 80MA 32VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,296
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLC5924RHBR from Texas Instruments is a 16-channel constant-current LED sink driver with integrated dot correction (7-bit per channel), pre-charge FETs, LED open detection (LOD), and thermal error flag (TEF). It delivers precise current control (±1% typical accuracy) across all 16 outputs, supports up to 80 mA per channel, operates from 3.0 V to 5.5 V supply, and features 30 MHz serial interface for high-speed data transfer. It is used in dynamic-drive LED displays requiring uniform brightness and fast refresh.
For engineers reviewing the TLC5924RHBR datasheet, TLC5924RHBR pinout, TLC5924RHBR application, or TLC5924RHBR equivalent, key selection considerations include its 32-pin VQFN (RHB) package, dual-mode serial interface (ON/OFF vs. dot-correction), LOD/TEF error reporting via open-drain XERR, and pre-charge FET timing for improved image quality in multiplexed LED signage.
Technical Context
The TLC5924RHBR implements two independent 16-bit shift register paths-16-bit for ON/OFF control and 112-bit (16 × 7) for dot correction-selected by the MODE pin. Its constant-current sinks are calibrated using a single external IREF resistor and internal 1.24 V reference, enabling scalable output current (0–80 mA) with ±1% typical channel-to-channel matching.
Each output includes a dedicated pre-charge FET activated during BLANK=H, with fixed 20 ns inter-channel delay to limit inrush current. Error detection is implemented via open-drain XERR, which asserts low on either LOD (output voltage < 0.3 V while ON) or TEF (junction temperature > 160 °C), and supports cascaded monitoring.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output channels | 16 independent constant-current sink outputs (OUT0–OUT15) |
| Max sink current | 80 mA per channel, set by external IREF resistor (600 Ω min) |
| Dot correction resolution | 7-bit (128 steps) per channel, enabling fine brightness calibration |
| Serial interface speed | 30 MHz max SCLK frequency; supports daisy-chained configuration via SOUT→SIN |
| Supply voltage range | VCC = 3.0 V to 5.5 V; VUP = 3 V to 15 V (pre-charge rail) |
| Operating temperature | –40 °C to +85 °C ambient, with thermal shutdown at ~160 °C junction |
| Package | 32-pin VQFN (RHB), 5 mm × 5 mm, exposed thermal pad |
Pinout & Package
Package: 32-pin VQFN (RHB), 5 mm × 5 mm body, 0.5 mm pitch, thermally enhanced with exposed PowerPAD™ on underside.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BLANK (Pin 2) | Global output enable/disable | High forces all OUTn to VUP (off); low enables programmed ON/OFF or dot-correction states |
| XLAT (Pin 3) | Data latch control | Rising edge latches 16-bit ON/OFF data; high level latches 112-bit dot-correction data |
| SCLK (Pin 4) | Serial clock input | Drives internal shift registers; rising edge clocks SIN data into selected register path |
| SIN (Pin 5) | Serial data input | Accepts 16-bit (ON/OFF) or 112-bit (dot-correction) MSB-first serial stream |
| SOUT (Pin 28) | Serial data output | Outputs LOD status bits (16-bit) or cascades data to next device's SIN |
| IREF (Pin 31) | Current reference input | Connects to GND via resistor; sets max channel current as 40 × (1.24 V / RIREF) |
| XERR (Pin 29) | Error flag output | Open-drain; pulls low on LOD or TEF detection; supports wired-OR of multiple devices |
| MODE (Pin 30) | Interface mode select | Low selects ON/OFF register path (16-bit); high selects dot-correction path (112-bit) |
| VUP (Pins 6, 27) | Pre-charge power supply | Supplies pre-charge FETs; must be ≥3 V and ≤15 V; both pins require connection |
| GND (Pins 1, 29) | Ground reference | Analog/digital ground return; PGND pins (9,14,19,24) are power ground for output stages |
| VCC (Pin 32) | Digital supply | Powers logic, shift registers, and interface; separate from VUP and PGND domains |
Key Features
| Feature | Design Value |
|---|---|
| 16-channel constant-current sink | Enables uniform LED drive across large displays without external current-setting resistors per channel |
| 7-bit per-channel dot correction | Compensates for LED binning, aging, and PCB trace resistance variations to achieve visual brightness uniformity |
| Integrated pre-charge FETs | Reduces ghosting and improves contrast in multiplexed LED panels by pre-charging segment lines before sink activation |
| LED open detection (LOD) | Identifies open-circuit LEDs in real time via voltage threshold (0.3 V) at each OUTn, reported through XERR or SOUT |
| Thermal error flag (TEF) | Protects against overheating by disabling outputs and asserting XERR when junction temperature exceeds ~160 °C |
| Graduated 20 ns inter-channel delay | Staggers output turn-on/off to minimize peak supply current and reduce required bulk capacitance |
Applications
| Monocolor LED Signboard | Multicolor LED Display |
|---|---|
Use Scenario: Outdoor alphanumeric signboards using red/green/blue discrete LEDs driven in 1/8 or 1/16 multiplexing. IC Role / Device Role / Timing Role: TLC5924RHBR acts as column driver with synchronized BLANK-controlled blanking and pre-charge timing to eliminate crosstalk. Use Value: Enables high-contrast, flicker-free text rendering at 120 Hz refresh with <1.06 µs LOD fault detection latency per channel. | Use Scenario: Indoor full-color video wall modules where RGB LED clusters require per-pixel brightness calibration. IC Role / Device Role / Timing Role: TLC5924RHBR serves as per-module constant-current sink with 7-bit dot correction loaded once per frame to match luminance across LEDs. Use Value: Achieves Δu'v' < 0.005 color uniformity across 16×16 pixel tiles using factory-trimmed DC values stored in host MCU. |
| Dynamic LED Backlighting | Industrial Status Indicator Panel |
Use Scenario: Local dimming backlight for industrial HMIs using edge-lit or direct-lit LED arrays segmented into 16 zones. IC Role / Device Role / Timing Role: TLC5924RHBR functions as zone current controller, accepting PWM-modulated ON/OFF commands via XLAT-triggered latching. Use Value: Delivers 10,000:1 local contrast ratio with <80 ns BLANK-to-OUT transition and thermal foldback at 150 °C junction. | Use Scenario: DIN-rail mounted PLC I/O modules with 16-channel status LEDs indicating relay/SSR output states. IC Role / Device Role / Timing Role: TLC5924RHBR provides fail-safe LED drive with continuous LOD monitoring and XERR fault signaling to controller. Use Value: Reduces field service calls by 70% via early open-LED detection and diagnostic SOUT readout during system boot. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LED driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLC5940RHBR | 16-channel, 12-bit PWM + 6-bit dot correction; no pre-charge FET; higher resolution but no LOD/TEF | Better grayscale depth (4096 levels) but lacks real-time open-LED diagnostics and pre-charge for fast multiplexing | Select when grayscale fidelity outweighs fault detection needs and board layout allows slower switching |
| IS31FL3728-QFLS4-TR | 18-channel, I²C interface, integrated auto-brightness control, no pre-charge FET, lower max current (45 mA) | Reduces MCU GPIO count via I²C but lacks cascading capability and VUP-controlled pre-charge for high-voltage LED strings | Select for space-constrained designs needing simplified firmware and built-in fade effects, not high-speed multiplexing |
Compared with TLC5940RHBR and IS31FL3728-QFLS4-TR, the TLC5924RHBR uniquely combines pre-charge FETs, LOD/TEF diagnostics, and 30 MHz daisy-chainable SPI for high-reliability, high-refresh-rate LED signage - making it optimal where image integrity and fault resilience are critical.
Availability
TLC5924RHBR is available at Aetrix Electronics and suitable for monocolor signboards, multicolor video walls, dynamic backlighting systems, and industrial indicator panels requiring stable component supply and long-term production continuity.
Supply support for TLC5924RHBR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with over 50 years of innovation in power management and signal chain ICs.
The TLC5924RHBR belongs to TI's LED driver product line, designed specifically for high-reliability, high-density LED display systems requiring per-channel current precision, real-time fault monitoring, and robust multiplexed timing control.
FAQ
What is the maximum output current per channel for the TLC5924RHBR?
The TLC5924RHBR supports up to 80 mA per channel, set by an external resistor connected between IREF and GND. Using the internal 1.24 V reference and 40× scaling factor, a 600 Ω resistor yields ~83 mA (IMAX = 40 × 1.24 V / 600 Ω). The datasheet specifies 80 mA as the guaranteed maximum under recommended conditions, with ±1% typical current accuracy across all 16 channels when operating within –40 °C to +85 °C.
How does the TLC5924RHBR implement LED open detection (LOD)?
The TLC5924RHBR detects open LEDs by monitoring each OUTn voltage while the channel is commanded ON and BLANK is low. If the voltage drops below 0.3 V (typical), the LOD flag for that channel activates. Detected faults are reported collectively via the open-drain XERR pin or individually via 16-bit serial readout on SOUT after XLAT-triggered latching. The LOD status becomes valid 1.06 µs after BLANK goes low for OUT0, with 30 ns increments per subsequent channel due to internal delay staging.
Can the TLC5924RHBR be used in daisy-chained configurations?
Yes, the TLC5924RHBR supports daisy-chaining via its SOUT pin, which outputs shifted data after internal register loading. To cascade n devices, connect SOUT of device N to SIN of device N+1, share SCLK and XLAT, and use MODE to configure all devices in the same data mode (ON/OFF or dot correction). The minimum SCLK frequency required is fSCLK = 112 × fupdate × n for dot-correction updates, where n is the number of cascaded TLC5924RHBR units.
What is the role of the VUP pins on the TLC5924RHBR?
The TLC5924RHBR has two VUP pins (6 and 27) that supply the pre-charge FETs. These pins must be connected to a common 3 V–15 V rail - separate from VCC - to enable fast pre-charging of LED segment lines before sink activation. When VUP is unconnected or below 3 V, all OUTn remain high-impedance. Both VUP pins require low-inductance routing to the same supply to ensure simultaneous pre-charge FET turn-on and avoid timing skew across the 16 channels.
Does the TLC5924RHBR support both ON/OFF control and dot correction simultaneously?
No - the TLC5924RHBR uses the MODE pin to select between two mutually exclusive operating modes: MODE = L configures the serial interface for 16-bit ON/OFF data (latched on XLAT rising edge), while MODE = H configures it for 112-bit dot-correction data (latched while XLAT is high). Dot correction values persist across ON/OFF updates, allowing brightness calibration to be set once and maintained during dynamic content changes.
TLC5924RHBR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Linear
- Topology:
- Shift Register
- Internal Switch(s):
- Yes
- Number of Outputs:
- 16
- Voltage - Supply (Min):
- 3V
- Voltage - Supply (Max):
- 5.5V
- Voltage - Output:
- 15V
- Current - Output / Channel:
- 80mA
- Frequency:
- 30MHz
- Dimming:
- -
- Applications:
- Backlight
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-VQFN (5x5)
TLC5924RHBR FAQ
1.How can I place an order for TLC5924RHBR through Aetrix?
Please submit a Request for Quotation (RFQ) for TLC5924RHBR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLC5924RHBR reliable?
The price and inventory of TLC5924RHBR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLC5924RHBR is usually 5 days.
3.What payment methods are accepted for TLC5924RHBR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLC5924RHBR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLC5924RHBR?
TLC5924RHBR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLC5924RHBR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLC5924RHBR?
For technical support, including TLC5924RHBR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLC5924RHBR requirements.
6.How does Aetrix verify that TLC5924RHBR is sourced from the original manufacturer or authorized distributors?
All TLC5924RHBR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLC5924RHBR meets industry standards.
7.What is the process for return or replacement of TLC5924RHBR?
All TLC5924RHBR units undergo pre-shipment inspection (PSI). If there is an issue with TLC5924RHBR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLC5924RHBR part is unused and in its original packaging.
Return procedure for TLC5924RHBR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLC5924RHBR Tags

-
BCR402RE6327HTSA1
Infineon Technologies

-
BCR430UXTSA2
Infineon Technologies

-
BCR420UE6433HTMA1
Infineon Technologies

-
BCR420UE6327HTSA1
Infineon Technologies

-
BCR421UE6327HTSA1
Infineon Technologies

-
LYT1604D-TL
Power Integrations

-
HV9910CLG-G
Microchip Technology

-
CL2N8-G
Microchip Technology

-
BCR420UW6-7
Diodes Incorporated

-
BCR421UW6-7
Diodes Incorporated

-
BCR420UFD-7
Diodes Incorporated

-
BCR421UFD-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

