My Inquiry
My Account
Texas Instruments TLC5940RHBRG4
- Part No.:
- TLC5940RHBRG4
- Manufacturer:
- Texas Instruments
- Category:
- LED Drivers
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
TLC5940RHBRG4.pdf
- Description:
- IC LED DRVR LINEAR 120MA 32VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,437
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLC5940RHBRG4 from Texas Instruments is a 16-channel constant-current sink LED driver with 12-bit (4096-step) grayscale PWM control, 6-bit (64-step) dot correction stored in integrated EEPROM, and programmable per-channel current up to 120 mA (VCC > 3.6 V). It integrates LED open detection (LOD), thermal error flag (TEF), and serial interface for cascaded display systems - used in full-color LED signage and high-precision backlighting.
For engineers reviewing the TLC5940RHBRG4 datasheet, TLC5940RHBRG4 pinout, TLC5940RHBRG4 application, or TLC5940RHBRG4 equivalent, key selection criteria include its 32-pin VQFN package, 30 MHz SCLK/ GSCLK support, 1.24 V IREF reference, open-drain XERR error reporting, and dual-mode serial programming (GS/DC register + EEPROM).
Technical Context
The TLC5940RHBRG4 implements independent grayscale PWM counters per channel synchronized to GSCLK, with graduated 20 ns output delays (0–300 ns across OUT0–OUT15) to suppress inrush current. Its dot correction circuit adjusts per-channel current via 6-bit DC register values written to internal EEPROM.
Serial data flow uses MSB-first 96-bit (grayscale only) or 192-bit (grayscale + dot correction) frames; latched by XLAT; shifted via SIN/SCLK; daisy-chained through SOUT. Error status (LOD/TEF) is reported on open-drain XERR and readable via SOUT during status mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channel count | 16 independent constant-current sink outputs (OUT0–OUT15) |
| Grayscale resolution | 12-bit (4096 steps) PWM control per channel, enabling fine brightness gradation |
| Dot correction resolution | 6-bit (64 steps) per channel, stored in integrated EEPROM for LED binning compensation |
| Max output current | 120 mA per channel when VCC > 3.6 V, set by single external IREF resistor |
| Serial interface speed | 30 MHz SCLK and GSCLK support real-time update of all 16 channels in <1.3 ms |
| Error detection | LED open detection (LOD) at OUTn < 0.3 V and thermal error flag (TEF) at TJ ≥ 160°C, both reported on XERR |
| Supply voltage range | VCC = 3 V to 5.5 V; supports logic-level compatibility with 3.3 V and 5 V microcontrollers |
Pinout & Package
Package: 32-pin VQFN (RHB), 5.00 mm × 5.00 mm, thermally enhanced with exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUT0–OUT15 | Constant-current sink output | 16 individually controlled LED sink terminals; each supports 0–120 mA with ±4% channel-to-channel current matching |
| SIN | Serial data input | MSB-first data entry point for grayscale and dot correction registers; compatible with CMOS logic levels |
| SCLK | Serial clock input | Rising-edge triggered shift clock; supports up to 30 MHz for high-throughput LED updates |
| SOUT | Serial data output | Open-drain status/data output for daisy-chaining or reading LOD/TEF bits and DC/GS register contents |
| XLAT | Latch control input | Level-triggered signal that transfers data from shift register to GS or DC register; required before GSCLK starts new cycle |
| BLANK | Global output disable | Active-high signal forcing all OUTn OFF and resetting grayscale counter; enables fast blanking without reprogramming |
| GSCLK | Grayscale PWM clock | Drives internal 12-bit counter; frequency determines PWM period (e.g., 1 MHz → ~4 kHz refresh) |
| IREF | Current reference input | Analog terminal setting max current via external resistor: IOUT(max) = 31.5 × V(IREF)/R(IREF), where V(IREF) = 1.24 V |
| XERR | Error flag output | Open-drain output pulled low on LOD or TEF detection; supports wired-OR of multiple TLC5940RHBRG4 devices |
| VPRG / DCPRG | Mode and EEPROM control | VPRG selects GS/DC mode; DCPRG enables EEPROM write when VPRG = V(VPRG) (20–23 V) |
| GND / VCC | Power supply | Separate analog/digital ground not required; VCC powers logic and output drivers (3–5.5 V) |
Key Features
| Feature | Design Value |
|---|---|
| Graduated output delay | 20 ns step between consecutive OUTn pins (0–300 ns total), reducing peak inrush current and easing PCB decoupling |
| Integrated EEPROM | Nonvolatile storage for 6-bit dot correction data per channel, eliminating external memory and calibration firmware |
| LED open detection | Automatic monitoring of each OUTn voltage (< 0.3 V threshold); latched into status register on XLAT falling edge |
| Thermal error flag | Junction temperature monitoring with 160°C typical trip point; recoverable once TJ drops below hysteresis threshold |
| Daisy-chain capability | SOUT-to-SIN cascading supports unlimited channel expansion with single controller interface and synchronized timing |
| CMOS-level I/O | All digital inputs accept 0.2 VCC / 0.8 VCC thresholds; outputs drive standard CMOS loads without level shifters |
Applications
| Full-Color LED Video Walls | Automotive Interior Lighting |
|---|---|
Use Scenario: High-resolution outdoor video displays requiring uniform brightness across thousands of RGB LEDs under varying ambient temperatures. IC Role / Device Role / Timing Role: Constant-current sink driver providing per-pixel grayscale PWM and dot correction to compensate for LED forward-voltage drift and binning variance. Use Value: Enables 4096-step grayscale fidelity and 64-step per-channel current trimming, reducing visible banding and improving color consistency across large panels. |
Use Scenario: Dynamic ambient lighting in vehicle cabins with programmable hue, intensity, and fade profiles synchronized to user inputs or CAN bus signals. IC Role / Device Role / Timing Role: LED driver managing 16 individually dimmed zones (e.g., footwell, door panels, dashboard) via SPI-controlled grayscale PWM. Use Value: Integrated LOD and TEF ensure fail-safe operation; 30 MHz serial interface allows rapid reconfiguration during animation sequences without frame tearing. |
| Industrial HMI Backlighting | Stage & Architectural LED Fixtures |
Use Scenario: Ruggedized human-machine interface panels deployed in factory environments where long-term luminance stability and thermal reliability are critical. IC Role / Device Role / Timing Role: Precision current source delivering stable LED drive despite wide temperature swings (-40°C to +85°C) and power rail variation. Use Value: ±4% channel-to-channel current matching and <±8% total current error over temperature ensure consistent backlight intensity across display lifetime. |
Use Scenario: Programmable RGBW fixtures for theatrical lighting and architectural accenting, requiring smooth dimming, color mixing, and fault reporting. IC Role / Device Role / Timing Role: Cascaded driver node in distributed control architecture, accepting DMX-to-SPI bridge commands and feeding status back via SOUT. Use Value: Daisy-chain topology minimizes wiring complexity; XERR wired-OR simplifies system-level fault detection across dozens of TLC5940RHBRG4 units. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LED driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLC5947RGER | 24-channel, same 12-bit GS + 6-bit DC, but uses SPI interface (not shift-register) and lacks EEPROM; requires external config memory | Better suited for microcontroller-based systems with native SPI peripherals; no built-in nonvolatile dot correction storage | Select when higher channel density is needed and firmware can manage dot correction calibration externally |
| IS31FL3731-QFLS4-TR | 18×12 matrix driver with auto-breathing, I²C interface, and integrated PWM generators; no dot correction EEPROM or open-drain XERR | Optimized for compact segmented/matrix displays; lacks per-output current programming and LOD/TEF diagnostics | Select for space-constrained designs needing I²C simplicity and built-in animation engines, not discrete-channel precision |
Compared with TLC5947RGER and IS31FL3731-QFLS4-TR, the TLC5940RHBRG4 uniquely combines EEPROM-stored dot correction, open-drain XERR for system-level fault aggregation, and shift-register interface for minimal GPIO usage - making it optimal for scalable, maintenance-aware LED signage systems.
Availability
TLC5940RHBRG4 is available at Aetrix Electronics and suitable for full-color LED video walls, automotive interior lighting, and industrial HMI backlighting requiring stable component supply, long-lifecycle support, and traceable sourcing.
Supply support for TLC5940RHBRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in precision power management and interface solutions.
The TLC5940RHBRG4 belongs to TI's high-performance LED driver product line, designed specifically for professional-grade visual displays demanding per-channel current accuracy, thermal resilience, and robust fault diagnostics.
FAQ
What is the maximum output current per channel for the TLC5940RHBRG4?
The TLC5940RHBRG4 supports up to 120 mA per channel when VCC exceeds 3.6 V, set by the external IREF resistor. At VCC < 3.6 V, the limit is 60 mA. The relationship is defined as IOUT(max) = 31.5 × V(IREF)/R(IREF), where V(IREF) is typically 1.24 V. This allows precise, board-level current tuning without per-channel components.
How does the TLC5940RHBRG4 implement LED open detection (LOD)?
The TLC5940RHBRG4 monitors each OUTn voltage during active drive; if the voltage falls below 0.3 V (typical), it triggers LED open detection. The LOD status is latched into the internal status register on the falling edge of XLAT and can be read back via SOUT. XERR pulls low when LOD is active - unless masked by BLANK = HIGH.
Can multiple TLC5940RHBRG4 ICs be connected in series?
Yes - the TLC5940RHBRG4 supports daisy-chaining via SOUT-to-SIN connection. Data flows serially from one device's SOUT to the next's SIN, with shared SCLK, XLAT, BLANK, and GSCLK. Cascaded configurations retain synchronized grayscale timing and allow unified error reporting via wired-OR XERR connections across all units.
What is the role of the VPRG and DCPRG pins on the TLC5940RHBRG4?
VPRG selects operating mode: grounded for grayscale (GS) data loading, VCC for dot correction (DC) data loading, or 20–23 V for EEPROM programming. DCPRG enables EEPROM writes when VPRG is at programming voltage. Together, they provide secure, mode-gated access to volatile registers and nonvolatile dot correction storage - preventing accidental overwrites.
Does the TLC5940RHBRG4 require an external microcontroller to function?
Yes - the TLC5940RHBRG4 is a peripheral driver requiring an external controller (e.g., MCU, FPGA) to generate SCLK, XLAT, BLANK, GSCLK, and serial data on SIN. It has no internal oscillator or autonomous operation; all timing and data sequencing must be managed externally per the timing specifications in the datasheet.
TLC5940RHBRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Type:
- Linear
- Topology:
- Shift Register
- Internal Switch(s):
- Yes
- Number of Outputs:
- 16
- Voltage - Supply (Min):
- 3V
- Voltage - Supply (Max):
- 5.5V
- Voltage - Output:
- 17V
- Current - Output / Channel:
- 120mA
- Frequency:
- 30MHz
- Dimming:
- -
- Applications:
- Backlight
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-VQFN (5x5)
TLC5940RHBRG4 FAQ
1.How can I place an order for TLC5940RHBRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TLC5940RHBRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLC5940RHBRG4 reliable?
The price and inventory of TLC5940RHBRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLC5940RHBRG4 is usually 5 days.
3.What payment methods are accepted for TLC5940RHBRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLC5940RHBRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLC5940RHBRG4?
TLC5940RHBRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLC5940RHBRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLC5940RHBRG4?
For technical support, including TLC5940RHBRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLC5940RHBRG4 requirements.
6.How does Aetrix verify that TLC5940RHBRG4 is sourced from the original manufacturer or authorized distributors?
All TLC5940RHBRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLC5940RHBRG4 meets industry standards.
7.What is the process for return or replacement of TLC5940RHBRG4?
All TLC5940RHBRG4 units undergo pre-shipment inspection (PSI). If there is an issue with TLC5940RHBRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLC5940RHBRG4 part is unused and in its original packaging.
Return procedure for TLC5940RHBRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLC5940RHBRG4 Tags
-
BCR402RE6327HTSA1
Infineon Technologies
-
BCR430UXTSA2
Infineon Technologies
-
BCR420UE6433HTMA1
Infineon Technologies
-
BCR420UE6327HTSA1
Infineon Technologies
-
BCR421UE6327HTSA1
Infineon Technologies
-
LYT1604D-TL
Power Integrations
-
HV9910CLG-G
Microchip Technology
-
CL2N8-G
Microchip Technology
-
BCR420UW6-7
Diodes Incorporated
-
BCR421UW6-7
Diodes Incorporated
-
BCR420UFD-7
Diodes Incorporated
-
BCR421UFD-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
