Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Supervisors

Texas Instruments TLC7733IPWRG4

Name: TLC7733IPWRG4
Brand: Texas Instruments
SKU: TLC7733IPWRG4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TLC7733IPWRG4

Manufacturer:: Texas Instruments

Category:: Supervisors

Package:: 8-TSSOP (0.173", 4.40mm Width)

Datasheet:: TLC7733IPWRG4.pdf

Description:: IC SUPERVISOR 1 CHANNEL 8TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,392

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TLC7733IPWRG4 from Texas Instruments is a micropower supply voltage supervisor IC with fixed 2.93 V sense threshold, active-low RESET output, programmable delay via external capacitor, and operation across 2 V to 6 V supply range. It provides power-on reset generation, undervoltage supervision, and power-down control for static RAM with battery backup - used in medical imaging systems requiring reliable reset under low-power and wide-temperature conditions.

For engineers reviewing the TLC7733IPWRG4 datasheet, TLC7733IPWRG4 pinout, TLC7733IPWRG4 application, or TLC7733IPWRG4 equivalent, this page delivers verified specifications including threshold voltage (2.93 V), delay time formula (t_d = 2.1 × 10⁴ × C_T), supply current (≤16 µA), operating temperature (–40°C to 85°C), and DRB package details - all confirmed from TI's SLVS087M datasheet and packaging addendum.

Technical Context

The TLC7733IPWRG4 implements a precision voltage-sensing comparator with temperature-compensated internal reference and hysteresis (70 mV) to prevent oscillation during threshold crossing. Its internal timer initiates after SENSE voltage drops below 2.93 V and holds RESET active until both threshold recovery and externally set delay t_d expire.

It supports dual-mode reset control: standard undervoltage supervision and power-down mode where CONTROL input enables RAM chip-select gating during brownout. RESET is defined active down to V_DD ≥ 1 V, and outputs feature totem-pole drive capable of sourcing –2 mA / sinking 2 mA at V_DD = 5 V.

Key Specifications

Parameter	Value and Actual Design Meaning
Sense Threshold Voltage	2.93 V ±0.07 V - precise undervoltage detection point for 3.3 V rail monitoring
Supply Voltage Range	2 V to 6 V - supports single-cell Li-ion, 3.3 V, and 5 V systems without external regulation
Quiescent Supply Current	≤16 µA - enables multi-year battery life in always-on supervisory applications
Reset Delay Time	t_d = 2.1 × 10⁴ × C_T (e.g., 2.1 ms with 100 nF) - user-configurable via single external capacitor
Operating Temperature	–40°C to +85°C - qualified for industrial and commercial embedded environments
Output Drive Strength	2 mA sink / –2 mA source at V_DD = 5 V - directly drives logic inputs and small MOSFET gates
Hysteresis	70 mV - prevents chatter during slow-rising/falling supply transitions

Pinout & Package

Package: 8-pin 3×3 mm SON (DRB) - leadless, space-saving, RoHS-compliant surface-mount package with wettable flanks for automated optical inspection.

Pin/Terminal	Circuit Role	Design Meaning
GND	Ground reference	Return path for all internal circuitry and output drivers
VDD	Power supply input	Accepts 2–6 V; powers internal reference, comparator, and timer
SENSE	Voltage monitor input	Compares applied voltage against 2.93 V internal threshold
CONTROL	Mode select input	Low = active-high RESET; high = enables RAM power-down control logic
RESIN	Manual reset input	Active-low asynchronous reset override (logic low forces RESET active)
RESET	Active-low reset output	Open-drain compatible; asserted low when V_SENSE < 2.93 V or RESIN low
RESET	Active-high reset output	Complementary to RESET; asserted high under same conditions
NC	No connect	Unbonded pad - must remain unconnected per TI design

Key Features

Feature	Design Value
Programmable reset delay	Configured with one external capacitor (no resistor network required)
Defined reset at low V_DD	RESET asserted down to V_DD ≥ 1 V - ensures early fault detection during power ramp-up
RAM power-down support	CONTROL pin enables automatic CS deactivation during brownout - preserves data in battery-backed SRAM
Temperature-compensated reference	Stable 2.93 V threshold over –40°C to +85°C - eliminates external trimming
Micropower operation	16 µA max supply current - suitable for energy-harvesting and long-life portable designs

Applications

Medical Imaging Power Sequencing	Industrial PLC Controller Reset
Use Scenario: CT/MRI subsystems require deterministic power-up sequencing and brownout response to avoid corrupted image acquisition or sensor calibration drift. IC Role / Device Role: Supervises 3.3 V FPGA I/O rail and triggers system-wide reset if voltage sags below 2.93 V. Use Value: Prevents invalid scan data by holding processor in reset until stable 3.3 V is confirmed and delay timer expires.	Use Scenario: Programmable logic controllers operate in harsh factory environments with fluctuating 24 V DC supplies converted to 5 V/3.3 V rails. IC Role / Device Role: Monitors 3.3 V microcontroller core supply and asserts RESET on undervoltage events. Use Value: Guarantees clean restart after line transients - avoids firmware lockup or watchdog timeout failures.
Battery-Backed Data Logger	Automotive Infotainment MCU Boot
Use Scenario: Remote environmental sensors log data to SRAM during mains failure, backed by coin cell. IC Role / Device Role: Uses CONTROL pin to gate SRAM chip select during brownout, preserving volatile memory contents. Use Value: Enables seamless transition to battery power without data loss - no external logic or firmware intervention needed.	Use Scenario: Head unit MCUs boot from flash only after stable 3.3 V supply is confirmed post-ignition. IC Role / Device Role: Supervises 3.3 V domain and delays processor release until rail settles and noise decays. Use Value: Eliminates boot failures caused by slow-rising or noisy 3.3 V rails - improves cold-cranking reliability.

Medical Imaging Power Sequencing

Industrial PLC Controller Reset

Use Scenario: CT/MRI subsystems require deterministic power-up sequencing and brownout response to avoid corrupted image acquisition or sensor calibration drift.

IC Role / Device Role: Supervises 3.3 V FPGA I/O rail and triggers system-wide reset if voltage sags below 2.93 V.

Use Value: Prevents invalid scan data by holding processor in reset until stable 3.3 V is confirmed and delay timer expires.

Use Scenario: Programmable logic controllers operate in harsh factory environments with fluctuating 24 V DC supplies converted to 5 V/3.3 V rails.

IC Role / Device Role: Monitors 3.3 V microcontroller core supply and asserts RESET on undervoltage events.

Use Value: Guarantees clean restart after line transients - avoids firmware lockup or watchdog timeout failures.

Battery-Backed Data Logger

Automotive Infotainment MCU Boot

Use Scenario: Remote environmental sensors log data to SRAM during mains failure, backed by coin cell.

IC Role / Device Role: Uses CONTROL pin to gate SRAM chip select during brownout, preserving volatile memory contents.

Use Value: Enables seamless transition to battery power without data loss - no external logic or firmware intervention needed.

Use Scenario: Head unit MCUs boot from flash only after stable 3.3 V supply is confirmed post-ignition.

IC Role / Device Role: Supervises 3.3 V domain and delays processor release until rail settles and noise decays.

Use Value: Eliminates boot failures caused by slow-rising or noisy 3.3 V rails - improves cold-cranking reliability.

Equivalent & Alternatives

The following parts are listed as comparable options for similar voltage supervisor applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TLV803EB29DPWR	2.93 V threshold, 350 ms fixed delay, 0.9 µA quiescent current, SOT-23-5 package	Lacks CONTROL pin and RAM power-down logic; no manual RESIN input	Select for ultra-low-power, space-constrained designs where fixed delay suffices and RAM control is unnecessary
TPS3808G33DBVR	3.3 V threshold, adjustable delay (0.5–10 s), 12 µA quiescent current, SOT-23-6 package	Higher threshold; requires external R/C for delay tuning; no CONTROL pin for SRAM gating	Choose when supervising 3.3 V main rail and longer, field-adjustable delays are required

Compared with TLV803EB29DPWR and TPS3808G33DBVR, the TLC7733IPWRG4 uniquely integrates RAM power-down control and manual reset override (RESIN) in an 8-pin DRB package - making it the only option among the three that supports battery-backed memory retention without additional logic.

Availability

TLC7733IPWRG4 is available at Aetrix Electronics and suitable for medical imaging equipment, industrial PLCs, and battery-backed data loggers requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.

Supply support for TLC7733IPWRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions with emphasis on reliability, longevity, and industrial-grade qualification.

The TLC77xx family was designed specifically for micropower voltage supervision in safety-critical and battery-sensitive applications - emphasizing low I_DD, wide temperature operation, and integrated power-down control for static RAM.

FAQ

What is the exact sense threshold voltage of the TLC7733IPWRG4?

The TLC7733IPWRG4 has a nominal sense threshold voltage of 2.93 V, with a guaranteed range of 2.86 V to 3.00 V over temperature and supply voltage (2 V to 6 V). This value is fixed internally and does not require external resistors - unlike the TLC7701 variant - making the TLC7733IPWRG4 ideal for consistent 3.3 V rail monitoring.

How is the reset delay time calculated for the TLC7733IPWRG4?

The reset delay time t_d for the TLC7733IPWRG4 is calculated using the formula t_d = 2.1 × 10⁴ × C_T, where C_T is the external timing capacitor in farads. For example, a 100 nF capacitor yields t_d ≈ 2.1 ms. This delay begins after SENSE voltage recovers above threshold and ensures stable system initialization before releasing RESET.

Does the TLC7733IPWRG4 support battery-backed SRAM power-down control?

Yes, the TLC7733IPWRG4 supports battery-backed SRAM power-down control via its CONTROL pin. When CONTROL is driven low, RESET becomes active-high - enabling direct connection to SRAM chip select (CS) to disable memory access during brownout. The device must be powered from the backup battery during main supply loss to maintain this function.

What package type and dimensions does the TLC7733IPWRG4 use?

The TLC7733IPWRG4 uses the 8-pin SON (DRB) package: 3.0 mm × 3.0 mm footprint, 0.75 mm height, 0.5 mm pitch, with exposed thermal pad. It is RoHS-compliant, lead-free, and features wettable flanks for solder joint inspection - confirmed in TI's PACKAGE OPTION ADDENDUM dated 15-Jul-2026.

What is the minimum supply voltage at which the TLC7733IPWRG4 asserts RESET?

The TLC7733IPWRG4 asserts RESET when V_DD reaches ≥1 V - ensuring early fault detection during power ramp-up. This behavior is specified in the "Power-up reset voltage" parameter (V_res) and remains valid even before the full 2 V to 6 V recommended operating range is established, providing robust startup supervision.

TLC7733IPWRG4 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: -

Package/Case:: 8-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Programmable:: Not Verified

Type:: Simple Reset/Power-On Reset

Number of Voltages Monitored:: 1

Voltage - Threshold:: 2.93V

Output:: Push-Pull, Totem Pole

Reset:: Active High/Active Low

Reset Timeout:: 1.1ms Minimum

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-TSSOP

TLC7733IPWRG4 FAQ

1.How can I place an order for TLC7733IPWRG4 through Aetrix?

Please submit a Request for Quotation (RFQ) for TLC7733IPWRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TLC7733IPWRG4 reliable?

The price and inventory of TLC7733IPWRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLC7733IPWRG4 is usually 5 days.

3.What payment methods are accepted for TLC7733IPWRG4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLC7733IPWRG4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TLC7733IPWRG4?

TLC7733IPWRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TLC7733IPWRG4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TLC7733IPWRG4?

For technical support, including TLC7733IPWRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLC7733IPWRG4 requirements.

6.How does Aetrix verify that TLC7733IPWRG4 is sourced from the original manufacturer or authorized distributors?

All TLC7733IPWRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLC7733IPWRG4 meets industry standards.

7.What is the process for return or replacement of TLC7733IPWRG4?

All TLC7733IPWRG4 units undergo pre-shipment inspection (PSI). If there is an issue with TLC7733IPWRG4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TLC7733IPWRG4 part is unused and in its original packaging.

Return procedure for TLC7733IPWRG4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…