Texas Instruments TLE2022AIDR
- Part No.:
- TLE2022AIDR
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TLE2022AIDR.pdf
- Description:
- IC OPAMP GP 2 CIRCUIT 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,202
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLE2022AIDR from Texas Instruments is a dual-channel, precision operational amplifier using the Excalibur bipolar process, delivering 2 MHz unity-gain bandwidth, 0.65 V/µs slew rate, and 150 µV max input offset voltage at ±15 V supply across –55°C to +125°C. It supports rail-to-rail common-mode input (including negative rail) and phase-reversal protection, making it suitable for low-level signal conditioning in military-grade sensor front-ends and precision data acquisition systems.
For engineers reviewing the TLE2022AIDR datasheet, TLE2022AIDR pinout, TLE2022AIDR application, or TLE2022AIDR equivalent, key selection criteria include its military-temperature-rated dual op-amp architecture, low 700 µA max supply current at ±15 V, 19 nV/√Hz input voltage noise, and guaranteed performance under single-supply (5 V) and split-supply (±15 V) operation - critical for analog signal chain integrity in harsh-environment instrumentation.
Technical Context
The TLE2022AIDR employs Texas Instruments' Excalibur complementary bipolar process with isolated vertical PNP transistors, enabling significantly improved unity-gain bandwidth and slew rate versus legacy precision op-amps like the OP21. Its bias circuit ensures stable DC parameters over time and temperature - evidenced by ≤2 µV/°C offset drift and ≤0.006 µV/month long-term drift.
This architecture delivers high open-loop gain (≥4 V/µV at ±15 V), robust CMRR (≥95 dB), and supply-voltage rejection (≥100 dB), while maintaining phase-reversal immunity when inputs fall below the negative rail - a key reliability feature for unbuffered sensor interfaces and multiplexed analog inputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels | Dual independent amplifiers - enables compact two-stage signal conditioning or differential pair implementation without inter-channel crosstalk penalties. |
| Unity-gain bandwidth | 2.8 MHz (typ, ±15 V) - supports stable closed-loop operation up to ~200 kHz in gain-of-10 configurations with adequate phase margin (>52°). |
| Slew rate | 0.65 V/µs (typ, ±15 V) - allows faithful reproduction of 100 kHz full-scale sine waves up to ~1 Vpp without slew-induced distortion. |
| Input offset voltage | 150 µV max (25°C, ±15 V) - ensures ≤1.5 mV output error in unity-gain buffer applications at room temperature. |
| Supply current per channel | 350 µA max (±15 V, full temp range) - enables dual-amplifier precision performance within 700 µA total, ideal for power-constrained military modules. |
| Input voltage noise | 19 nV/√Hz (1 kHz, ±15 V) - preserves SNR in low-frequency sensor amplification where thermal noise dominates. |
| Common-mode input range | Includes negative rail (–15 V to +13.2 V, ±15 V) - permits direct interfacing with ground-referenced transducers without level-shifting circuitry. |
Pinout & Package
Package: SOIC-8 (D package), 3.9 mm × 4.9 mm body, 1.27 mm pitch - industry-standard surface-mount footprint compatible with automated assembly and IPC-7351B land patterns.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Inverting input (Channel 1) | High-impedance node accepting differential signal reference; requires matched trace impedance for optimal CMRR. |
| 2 | Non-inverting input (Channel 1) | Accepts low-level sensor signals down to negative rail; phase-reversal protection prevents latch-up if driven below V–. |
| 3 | Output (Channel 1) | Capable of ±30 mA drive into 10 kΩ load; output swing limited to ≥13.7 V positive / ≥–13.6 V negative at ±15 V supply. |
| 4 | V– (Negative supply) | Must be connected to system ground or negative rail; decoupling capacitor (0.1 µF ceramic) required within 5 mm for stability. |
| 5 | Non-inverting input (Channel 2) | Independent input with identical specs to Pin 2; enables synchronous dual-sensor amplification or active filtering stages. |
| 6 | Inverting input (Channel 2) | Matches Pin 1 electrical characteristics; routing symmetry recommended to minimize inter-channel mismatch. |
| 7 | Output (Channel 2) | Electrically isolated from Channel 1 output; supports independent feedback networks without shared loading effects. |
| 8 | V+ (Positive supply) | Accepts 5 V single supply or ±15 V split supply; internal regulation ensures consistent biasing across operating range. |
Key Features
| Feature | Design Value |
|---|---|
| Phase-reversal protection | Prevents catastrophic output polarity inversion when either input drops below V–, eliminating need for external clamping diodes in sensor interfaces. |
| Military temperature rating | Specified from –55°C to +125°C - validated for deployment in avionics, downhole tools, and vehicle control units without derating. |
| Low long-term drift | 0.006 µV/month typical - ensures <1 µV offset shift over 5 years, critical for calibration-stable metrology equipment. |
| Rail-to-rail input capability | Common-mode range extends to V– - enables direct connection of thermocouples, strain gauges, and current-sense shunts referenced to ground. |
| Low input bias current | 30 nA max (25°C, ±15 V) - minimizes voltage error across high-impedance sources (e.g., pH electrodes, piezoelectric sensors). |
Applications
| Strain Gauge Signal Conditioning | Thermocouple Amplification |
|---|---|
|
Use Scenario: Amplifying microvolt-level Wheatstone bridge outputs from metal foil strain gauges in structural health monitoring systems. IC Role / Device Role / Timing Role: Precision dual op-amp configured as instrumentation amplifier front-end with matched gain-setting resistors. Use Value: 150 µV max offset and 19 nV/√Hz noise preserve sub-10 µV resolution; rail-to-rail input accommodates bridge common-mode voltage near ground. |
Use Scenario: Cold-junction compensation and linearization of Type K thermocouple outputs in industrial furnace controllers. IC Role / Device Role / Timing Role: Dual amplifier implementing cold-junction sensor buffering and thermocouple differential amplification in single IC. Use Value: Phase-reversal protection prevents output fault during thermocouple disconnection; 0.006 µV/month drift maintains calibration over multi-year deployments. |
| Avionics Sensor Interface | Downhole Logging Front-End |
|
Use Scenario: Signal conditioning for MEMS accelerometers and pressure transducers in flight control electronics operating at –55°C to +125°C. IC Role / Device Role / Timing Role: Dual-channel precision amplifier providing gain, filtering, and level-shifting before ADC sampling. Use Value: Military-temperature qualification eliminates need for external thermal compensation; 2.8 MHz bandwidth supports anti-alias filtering at 100 kHz sample rates. |
Use Scenario: Low-noise amplification of resistivity and gamma-ray detector signals in oil/gas well logging tools exposed to >150°C ambient. IC Role / Device Role / Timing Role: First-stage amplifier in high-impedance charge-sensitive front-end, operating from 5 V single supply. Use Value: 350 µA/channel supply current enables battery-powered operation; 19 nV/√Hz noise maximizes dynamic range for weak nuclear pulse detection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual precision operational amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA2277UA | Lower offset (10 µV max), higher cost, SOIC-8 but not military-temperature rated (–40°C to +85°C only). | Preferred for commercial lab equipment where ultra-low offset outweighs environmental ruggedness. | Select when offset-critical DC accuracy is prioritized over extended temperature operation and cost sensitivity. |
| LT1013DN8#PBF | Higher supply current (350 µA/channel vs 350 µA total), wider offset range (250 µV max), same SOIC-8 package, military temp available (LT1013DM) but obsolete. | Suitable for legacy designs requiring second-source availability and proven field reliability in industrial PLCs. | Choose for drop-in replacement in existing LT1013-based boards where pin compatibility and known failure modes are design constraints. |
Compared with OPA2277UA and LT1013DN8#PBF, the TLE2022AIDR uniquely balances military-temperature operation, phase-reversal immunity, and 700 µA total supply current - making it the only option among the three qualified for new aerospace sensor interface designs requiring both ruggedness and low power.
Availability
TLE2022AIDR is available at Aetrix Electronics and suitable for avionics sensor interfaces, downhole instrumentation, and precision industrial data loggers requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for TLE2022AIDR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of heritage in high-reliability op-amp design for defense and industrial markets.
The TLE202xM family was engineered specifically for precision analog signal chains in military, aerospace, and energy exploration applications - emphasizing temperature stability, long-term drift control, and fault-tolerant input behavior under extreme conditions.
FAQ
What is the maximum operating temperature range for the TLE2022AIDR?
The TLE2022AIDR is characterized for continuous operation from –55°C to +125°C, meeting MIL-PRF-38535 requirements for Class S and Class B devices. This full military temperature range is explicitly verified in the datasheet's Recommended Operating Conditions table (Section 5.3) and confirmed across all electrical specifications including offset voltage, CMRR, and supply current.
Does the TLE2022AIDR support single-supply operation?
Yes, the TLE2022AIDR is fully specified for 5 V single-supply operation per Section 5.8 and 5.9 of the datasheet. It maintains rail-to-rail common-mode input (0 V to 3.2 V) and delivers usable output swing (0.7 V to 3.8 V) under this condition - enabling direct integration with 5 V microcontrollers and SAR ADCs without level-shifting circuitry.
What is the input offset voltage specification for the TLE2022AIDR at ±15 V supply?
At ±15 V supply and 25°C, the TLE2022AIDR has a maximum input offset voltage of 150 µV (TLE2022AM grade, per Table 3-2 and Section 5.10). Over the full –55°C to +125°C range, the max remains 300 µV - a key differentiator from standard commercial dual op-amps that degrade significantly at temperature extremes.
How does phase-reversal protection work in the TLE2022AIDR?
The TLE2022AIDR integrates internal circuitry that prevents output polarity inversion when either input falls below the negative supply rail - a failure mode common in bipolar op-amps. As documented in Section 2, this eliminates the need for external diode clamps in sensor interfaces where transient overvoltage or disconnected leads could drive inputs negative.
Is the TLE2022AIDR pin-compatible with other dual op-amps in SOIC-8 packages?
The TLE2022AIDR uses the industry-standard SOIC-8 pinout (Pin 1 = IN– Ch1, Pin 2 = IN+ Ch1, Pin 3 = OUT Ch1, Pin 4 = V–, Pin 5 = IN+ Ch2, Pin 6 = IN– Ch2, Pin 7 = OUT Ch2, Pin 8 = V+). While electrically similar to many dual op-amps, pin compatibility alone does not guarantee functional equivalence - verify offset, noise, and temperature specs match your design requirements before substitution.
TLE2022AIDR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- Excalibur™
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 2
- Output Type:
- -
- Slew Rate:
- 0.65V/µs
- Gain Bandwidth Product:
- 2.8 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 33 nA
- Voltage - Input Offset:
- 120 µV
- Current - Supply:
- 550µA (x2 Channels)
- Current - Output / Channel:
- 30 mA
- Voltage - Supply Span (Min):
- 4 V
- Voltage - Supply Span (Max):
- 40 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
TLE2022AIDR FAQ
1.How can I place an order for TLE2022AIDR through Aetrix?
Please submit a Request for Quotation (RFQ) for TLE2022AIDR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLE2022AIDR reliable?
The price and inventory of TLE2022AIDR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLE2022AIDR is usually 5 days.
3.What payment methods are accepted for TLE2022AIDR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLE2022AIDR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLE2022AIDR?
TLE2022AIDR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLE2022AIDR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLE2022AIDR?
For technical support, including TLE2022AIDR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLE2022AIDR requirements.
6.How does Aetrix verify that TLE2022AIDR is sourced from the original manufacturer or authorized distributors?
All TLE2022AIDR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLE2022AIDR meets industry standards.
7.What is the process for return or replacement of TLE2022AIDR?
All TLE2022AIDR units undergo pre-shipment inspection (PSI). If there is an issue with TLE2022AIDR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLE2022AIDR part is unused and in its original packaging.
Return procedure for TLE2022AIDR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLE2022AIDR Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
