My Inquiry
My Account
Texas Instruments TLE2062MJGB
- Part No.:
- TLE2062MJGB
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-CDIP (0.300", 7.62mm)
- Datasheet:
-
TLE2062MJGB.pdf
- Description:
- IC OPAMP JFET 2 CIRCUIT 8CDIP
- Quantity:
- Payment:
- Shipping:
Inventory:101
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLE2062MJGB from Texas Instruments is a dual-channel, JFET-input, high-output-drive μPower operational amplifier rated for –55°C to 125°C operation. It delivers 1.1 MHz gain-bandwidth, 120 μA per channel supply current, ±18 V max supply voltage, and specified output drive into 100 Ω loads - enabling precision signal conditioning in aerospace engine control and flight control unit analog front-ends.
For engineers reviewing the TLE2062MJGB datasheet, TLE2062MJGB pinout, TLE2062MJGB application, or TLE2062MJGB equivalent, key selection criteria include its ceramic DIP (JG) package, FET-input low bias current (<30 nA over temperature), rail-to-rail input common-mode range (–11 V to +13 V at ±15 V supplies), and guaranteed slew rate of 2.6 V/µs - critical for stable closed-loop performance in high-reliability analog systems.
Technical Context
The TLE2062MJGB implements a dual-channel, high-voltage (±18 V), JFET-input op-amp architecture with on-chip Zener trimming for offset voltage calibration. Its design targets DC precision (max 4 mV input offset at –55°C to 125°C) while maintaining AC performance including 1.1 MHz GBW and 2.6 V/µs slew rate under ±15 V supply conditions.
It features ultra-low input bias current (≤30 nA over full temperature range), high CMRR (70 dB min), and robust output stage capable of driving 100 Ω loads - distinguishing it from earlier low-power BiFET amplifiers via lower noise floor and higher output current capability without sacrificing quiescent power.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | ±3.5 V to ±18 V - supports wide industrial and aerospace rail configurations without external regulation |
| Gain-Bandwidth Product | 1.1 MHz - enables stable unity-gain buffering and moderate-gain filtering up to ~100 kHz |
| Supply Current per Channel | 120 μA (typical) - enables battery-powered or energy-constrained analog signal chains |
| Input Offset Voltage (max) | 4 mV over –55°C to 125°C - ensures DC accuracy in uncalibrated sensor interfaces |
| Slew Rate | 2.6 V/µs at ±15 V - sustains fidelity for 10 kHz full-scale sine waves with <0.1% distortion |
| Output Drive Capability | Specified into 100 Ω - directly drives coaxial cables, ADC reference buffers, or low-Z transducer loads |
| Input Bias Current (max) | 30 nA over temperature - preserves signal integrity in high-impedance pH, thermocouple, or photodiode circuits |
Pinout & Package
Ceramic Dual-In-Line Package (JG), 8-pin, 9.6 mm × 6.67 mm body size with hermetic seal - qualified for extended temperature and high-reliability applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | NC | No connection - unused terminal; must be left floating or tied to ground per layout guidelines |
| 2 | VCC– | Negative supply rail - requires low-ESR decoupling within 5 mm for stability |
| 3 | IN+ | Non-inverting input - high-impedance FET node (≥1 TΩ) for precision voltage sensing |
| 4 | IN– | Inverting input - matched to IN+ for optimal CMRR; sensitive to PCB leakage paths |
| 5 | OUT | Amplifier output - capable of ±12.5 V swing into 600 Ω, ±13 V into 10 kΩ at ±15 V supplies |
| 6 | VCC+ | Positive supply rail - must be bypassed independently from VCC– to avoid PSRR degradation |
| 7 | NC | No connection - unused terminal; no internal bond wire; electrically isolated |
| 8 | NC | No connection - unused terminal; no internal bond wire; electrically isolated |
Key Features
| Feature | Design Value |
|---|---|
| FET-input architecture | Enables ≤30 nA input bias current over –55°C to 125°C - critical for high-Z sensor interfacing |
| Zener-trimmed offset voltage | Guarantees ≤4 mV VIO across full military temperature range - reduces need for system-level calibration |
| High-output-drive stage | Delivers ≥±12.5 V into 600 Ω - eliminates need for external buffer stages in actuator driver circuits |
| Low-noise performance | 40 nV/√Hz input voltage noise at 1 kHz - supports precision measurement in sub-mV signal chains |
| Wide supply range | Operates from ±3.5 V to ±18 V - compatible with legacy ±15 V systems and modern low-voltage designs |
Applications
| Full Authority Digital Engine Control | Flight Control Unit |
|---|---|
Use Scenario: Signal conditioning of turbine pressure and temperature transducers in FADEC systems. IC Role / Device Role / Timing Role: Precision DC-coupled amplifier for ratiometric sensor outputs prior to ADC sampling. Use Value: 4 mV max input offset and 30 nA max input bias ensure <0.5% full-scale error over –55°C to 125°C without recalibration. | Use Scenario: Analog feedback path in electro-hydraulic servo valve drivers. IC Role / Device Role / Timing Role: High-stability error amplifier in closed-loop position control loops. Use Value: 2.6 V/µs slew rate and 1.1 MHz GBW maintain phase margin >46° at 10 kHz loop bandwidth with 100 Ω load. |
| Analog Input Module | Avionics Sensor Interface |
Use Scenario: Multiplexed front-end for 4–20 mA current loop receivers and RTD bridges. IC Role / Device Role / Timing Role: Low-drift instrumentation amplifier gain stage with programmable gain. Use Value: ±18 V supply headroom allows direct interface to industrial 24 V rails; 120 μA/channel enables 16-channel modules <2 mA total quiescent draw. | Use Scenario: Signal conditioning for MEMS gyroscopes and accelerometers in inertial navigation units. IC Role / Device Role / Timing Role: Low-noise, low-drift amplifier for DC-coupled sensor outputs before sigma-delta conversion. Use Value: 40 nV/√Hz noise floor and 1 μVpp 0.1–10 Hz noise preserve dynamic range for sub-μg resolution measurements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel FET-input op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA2134UA | Lower input bias (1 pA typ), higher GBW (8 MHz), but only rated to 85°C; no JG package | Not qualified for –55°C to 125°C operation; unsuitable for uncooled avionics bays | Select when extended temperature is not required and higher speed is prioritized |
| LMC6082IMX | CMOS input (fA-level bias), rail-to-rail output, but 1.3 MHz GBW and 1.5 V/µs slew rate; SOIC only | Lacks hermetic JG packaging and 100 Ω drive capability; limited output swing near rails | Select for low-power, single-supply systems where military temp range is unnecessary |
Compared with OPA2134UA and LMC6082IMX, the TLE2062MJGB uniquely combines military-grade temperature range, ceramic DIP reliability, 100 Ω drive strength, and sub-30 nA input bias - making it irreplaceable in certified flight-critical analog signal paths where long-term drift and thermal cycling resilience are non-negotiable.
Availability
TLE2062MJGB is available at Aetrix Electronics and suitable for full authority digital engine control, flight control unit, and analog input module applications requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for TLE2062MJGB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of heritage in high-reliability op-amps for aerospace and defense.
The TLE206x family was engineered specifically for high-precision, low-power, high-voltage analog signal conditioning in safety-critical systems - emphasizing DC accuracy, thermal stability, and ruggedized packaging like the JG variant.
FAQ
What is the maximum operating temperature range for the TLE2062MJGB?
The TLE2062MJGB is rated for continuous operation from –55°C to +125°C ambient temperature, validated per MIL-STD-883 test methods. This specification applies to the full electrical performance envelope - including input offset voltage, bias current, and output drive - and is enabled by its ceramic DIP (JG) package and on-chip Zener trimming. The TLE2062MJGB maintains all published parameters across this range without derating.
Does the TLE2062MJGB support dual-supply operation?
Yes, the TLE2062MJGB is designed exclusively for dual-supply operation with symmetric or asymmetric rails ranging from ±3.5 V to ±18 V. Its absolute maximum rating is 38 V between VCC+ and VCC–, and its input common-mode range extends to within 1.6 V of either rail at ±5 V supplies and to within 2 V at ±15 V supplies. Single-supply use is not supported or characterized.
What is the guaranteed output drive capability of the TLE2062MJGB?
The TLE2062MJGB is explicitly specified to drive 100 Ω loads, with minimum output voltage swing of ±12.5 V into 600 Ω and ±13 V into 10 kΩ at ±15 V supplies. This capability is verified across –55°C to 125°C and distinguishes it from general-purpose op-amps that degrade significantly below 2 kΩ. The output stage is optimized for stability with capacitive loads up to 100 pF.
How does the input offset voltage of the TLE2062MJGB compare to other variants in the TLE206x family?
The TLE2062MJGB belongs to the "M" grade, with a maximum input offset voltage of 4 mV over –55°C to 125°C - tighter than the "C" (70°C) and "I" (85°C) grades, which specify up to 6 mV and 4.4 mV respectively. This grading results from Zener trimming during wafer sort and is documented in Section 5.11 of the SLOS193D datasheet. The "BM" variant offers the tightest spec (3.1 mV max).
Is the TLE2062MJGB pin-compatible with other TLE2062 variants in the same package?
Yes, the TLE2062MJGB shares identical pinout and footprint with all other TLE2062 variants offered in the JG (ceramic DIP, 8-pin) package, including TLE2062AMJG and TLE2062BMJG. Pin functions - including three NC pins (1, 7, 8) - are consistent across the family. No PCB redesign is needed when upgrading between M-grade variants in the same package.
TLE2062MJGB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-CDIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Active
- Amplifier Type:
- J-FET
- Number of Circuits:
- 2
- Output Type:
- -
- Slew Rate:
- 3.4V/µs
- Gain Bandwidth Product:
- 2 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 4 pA
- Voltage - Input Offset:
- 900 µV
- Current - Supply:
- 625µA (x2 Channels)
- Current - Output / Channel:
- 80 mA
- Voltage - Supply Span (Min):
- 7 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-CDIP
TLE2062MJGB FAQ
1.How can I place an order for TLE2062MJGB through Aetrix?
Please submit a Request for Quotation (RFQ) for TLE2062MJGB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLE2062MJGB reliable?
The price and inventory of TLE2062MJGB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLE2062MJGB is usually 5 days.
3.What payment methods are accepted for TLE2062MJGB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLE2062MJGB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLE2062MJGB?
TLE2062MJGB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLE2062MJGB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLE2062MJGB?
For technical support, including TLE2062MJGB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLE2062MJGB requirements.
6.How does Aetrix verify that TLE2062MJGB is sourced from the original manufacturer or authorized distributors?
All TLE2062MJGB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLE2062MJGB meets industry standards.
7.What is the process for return or replacement of TLE2062MJGB?
All TLE2062MJGB units undergo pre-shipment inspection (PSI). If there is an issue with TLE2062MJGB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLE2062MJGB part is unused and in its original packaging.
Return procedure for TLE2062MJGB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLE2062MJGB Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
