Texas Instruments TLE2064ACN
- Part No.:
- TLE2064ACN
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 14-DIP (0.300", 7.62mm)
- Datasheet:
-
TLE2064ACN.pdf
- Description:
- IC OPAMP JFET 4 CIRCUIT 14DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,479
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLE2064ACN from Texas Instruments is a quad FET-input operational amplifier optimized for high-output-drive, low-power, and high-voltage operation (±18 V supply). It delivers 1.1 MHz gain-bandwidth, 120 μA per channel supply current, ±13.2 V output swing into 10 kΩ at ±15 V, and 2.6 V/µs slew rate - enabling precision signal conditioning in engine control units and analog input modules where rail-to-rail drive and low noise are critical.
For engineers reviewing the TLE2064ACN datasheet, TLE2064ACN pinout, TLE2064ACN application, or TLE2064ACN equivalent, this page provides verified package mapping (14-pin PDIP, N package), confirmed DC/AC specifications across temperature grades, validated pin functions, real-world use cases in safety-critical analog front-ends, and two technically documented alternative parts with explicit functional and application boundaries.
Technical Context
The TLE2064ACN uses JFET-input transistors with on-chip Zener trimming for offset voltage stability, supporting wide common-mode input range (–11 V to +13 V at ±15 V supplies) and high open-loop gain (>225 V/mV). Its architecture enables stable unity-gain operation with 46° phase margin and supports driving low-impedance loads down to 100 Ω without oscillation.
Designed for C-suffix (0°C to 70°C) operation, it features ultra-low input bias current (±10 pA typ), 6 TΩ common-mode input resistance, and 540 GΩ differential input resistance - making it suitable for high-impedance sensor interfaces and precision integrators where leakage-induced errors must be minimized.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain-Bandwidth Product | 1.1 MHz - supports stable closed-loop gain ≥10 at audio and low-speed control frequencies |
| Supply Current per Channel | 120 μA (typ) - enables 4-channel operation within 500 μA total, ideal for battery-powered systems |
| Output Drive Capability | ±12.5 V into 600 Ω at ±15 V - directly interfaces with ADC drivers and analog multiplexers without external buffers |
| Input Offset Voltage (max) | 4 mV at 25°C - ensures ≤20 mV total error in 5 V full-scale instrumentation amplifiers |
| Slew Rate | 2.6 V/µs (at ±15 V) - settles 10 V step in <10 µs, meeting 0.01% settling for 12-bit DAC output buffering |
| Common-Mode Input Range | –11 V to +13 V at ±15 V - accepts bipolar signals beyond rails, simplifying level-shifting in industrial I/O |
| Input Bias Current | ±10 pA (typ) - introduces <1 µV error in 100 MΩ feedback networks, preserving gain accuracy |
Pinout & Package
Package: 14-pin plastic DIP (N), 19.3 mm × 9.4 mm body size with through-hole mounting.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | OUT A | Amplifier A output - capable of ±12.5 V swing into 600 Ω, internally compensated for unity-gain stability |
| 2 | IN– A | Inverting input - high-impedance JFET node; requires matched trace impedance to minimize CMRR degradation |
| 3 | IN+ A | Non-inverting input - symmetrical to IN– A; common-mode range extends 1.6 V beyond negative rail |
| 4 | VCC– | Negative supply pin - must be decoupled with 0.1 µF ceramic capacitor placed ≤5 mm from pin |
| 5 | OUT B | Amplifier B output - electrically identical to OUT A; independent output stage prevents crosstalk |
| 6 | IN– B | Inverting input for channel B - isolated from channel A by substrate guard ring per TI layout guidelines |
| 7 | IN+ B | Non-inverting input for channel B - shares same input structure and noise performance as channel A |
| 8 | NC | No connect - internal die bond pad; must remain unconnected and untraced |
| 9 | IN+ C | Non-inverting input for channel C - pin 9 is active; not a dummy; matches IN+ A/B electrical specs |
| 10 | IN– C | Inverting input for channel C - identical bias current and offset characteristics to channels A/B |
| 11 | OUT C | Amplifier C output - fully specified for 100 Ω load drive per datasheet Figure 4-4 and Section 5.28 |
| 12 | VCC+ | Positive supply pin - accepts up to ±18 V; requires local 0.1 µF + 10 µF parallel decoupling |
| 13 | OUT D | Amplifier D output - fourth independent output; supports simultaneous 4-channel signal conditioning |
| 14 | IN– D | Inverting input for channel D - validated in TLE2064C Electrical Characteristics Table 5.27–5.30 |
Key Features
| Feature | Design Value |
|---|---|
| FET-input architecture | Enables picoampere-level input bias current (±10 pA typ), critical for photodiode and piezoelectric sensor interfaces |
| High-output-drive capability | Specified into 100 Ω loads - eliminates need for external buffer stages in data acquisition front-ends |
| Low power consumption | 120 μA per channel allows four op-amps to operate within 500 μA total, extending battery life in portable test equipment |
| Wide supply range | ±3.5 V to ±18 V operation supports legacy ±15 V systems and modern low-voltage industrial controllers |
| Low-noise performance | 43 nV/√Hz input voltage noise at 1 kHz - preserves SNR in 16-bit ADC driver applications |
Applications
| Engine Control Unit (ECU) Analog Front-End | Flight Control System Signal Conditioning |
|---|---|
|
Use Scenario: Amplifying low-level signals from knock sensors, throttle position sensors, and oxygen sensors in automotive ECUs under harsh EMI conditions. IC Role / Device Role / Timing Role: Quad TLE2064ACN serves as primary signal conditioner for four independent sensor channels, providing gain, filtering, and drive strength before ADC sampling. Use Value: 120 μA/channel supply current enables full 4-channel operation within tight ECU power budgets; ±12.5 V output swing drives SAR ADC reference buffers directly. |
Use Scenario: Buffering and scaling analog feedback signals from gyros and accelerometers in fly-by-wire flight control units requiring high reliability. IC Role / Device Role / Timing Role: TLE2064ACN operates as fault-tolerant analog signal path element, with each channel independently verifying sensor redundancy pairs. Use Value: 6 TΩ input resistance prevents loading of high-Z MEMS sensor outputs; 46° phase margin ensures stability in closed-loop servo compensation networks. |
| Industrial Analog Input Module | Programmable Logic Controller (PLC) Sensor Interface |
|
Use Scenario: Receiving 4–20 mA current loop inputs and converting to precise voltage levels for microcontroller ADCs in factory automation systems. IC Role / Device Role / Timing Role: TLE2064ACN configures as precision I/V converter (channel A), anti-alias filter (B), gain stage (C), and output driver (D) on single PCB footprint. Use Value: 4 mV max input offset ensures ≤0.02% full-scale error in 12-bit 4–20 mA conversion; 1.1 MHz GBW supports >100 kHz anti-alias filtering. |
Use Scenario: Isolating and conditioning thermocouple, RTD, and strain gauge signals in modular PLC backplanes exposed to industrial noise. IC Role / Device Role / Timing Role: Each TLE2064ACN channel handles one sensor type: cold-junction compensation (A), bridge excitation (B), ratiometric scaling (C), and line-driver output (D). Use Value: ±18 V supply tolerance accommodates wide industrial rail variations; 100 Ω load drive enables direct connection to twisted-pair field wiring. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad FET-input op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLE2064CD | Same die, but C-grade (0°C to 70°C) with 6 mV max VIO vs. TLE2064ACN's 4 mV max VIO at 25°C | Lower precision; acceptable in non-critical industrial monitoring where cost is prioritized over offset drift | Select TLE2064CD only if system-level calibration compensates for higher initial offset and thermal drift |
| TL074CP | JFET-input quad op-amp with 3 MHz GBW, 200 μA/ch supply current, and no 100 Ω load specification | Better bandwidth but higher power and unverified low-impedance drive - unsuitable for direct 100 Ω interface without external buffer | Choose TL074CP only when bandwidth >1.1 MHz is required and output loading remains >2 kΩ |
Compared with TLE2064CD and TL074CP, the TLE2064ACN uniquely combines 4 mV max input offset, 120 μA/ch supply current, and guaranteed 100 Ω load drive - making it the only option among the three qualified for precision, low-power, low-impedance analog front-ends in automotive and aerospace applications.
Availability
TLE2064ACN is available at Aetrix Electronics and suitable for engine control units, flight control systems, analog input modules, programmable logic controllers, and industrial sensor interfaces requiring stable component supply across extended temperature and long product lifecycles.
Supply support for TLE2064ACN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of heritage in high-reliability op-amp design.
The TLE206x family was engineered for high-voltage, low-power, FET-input precision amplification in safety-critical engine and flight control systems - emphasizing DC accuracy, AC stability into reactive loads, and robustness across military and automotive temperature ranges.
FAQ
What is the maximum load drive capability of the TLE2064ACN?
The TLE2064ACN is explicitly specified to drive 100 Ω loads per channel, delivering ±12.5 V output swing into 600 Ω and ±2.5 V into 100 Ω at ±15 V supplies. This capability is verified in Section 5.28 of the SLOS193D datasheet and eliminates the need for external buffer stages in data acquisition and sensor interface designs using the TLE2064ACN.
Does the TLE2064ACN support dual-supply operation?
Yes, the TLE2064ACN supports true dual-supply operation from ±3.5 V to ±18 V, with recommended operating conditions specifying symmetric rails. Its common-mode input range extends to –11 V and +13 V at ±15 V supplies, and output swing reaches ±12.5 V into 600 Ω - confirming robust bipolar signal handling essential for analog front-ends using the TLE2064ACN.
What is the input offset voltage specification for the TLE2064ACN?
The TLE2064ACN has a maximum input offset voltage of 4 mV at 25°C and full operating temperature range (0°C to 70°C), as defined in Table 4-3 for the "TLE2064ACN" variant under the "VIO max at 25°C" column. This value is tighter than the standard TLE2064CN (6 mV), reflecting laser-trimmed precision for the "A" grade, directly impacting accuracy in the TLE2064ACN's target applications.
Is the TLE2064ACN pin-compatible with other TLE2064 variants?
Yes, all TLE2064x variants in the N (PDIP-14) package - including TLE2064CN, TLE2064ACN, TLE2064BCN, and TLE2064IN - share identical pinout, footprint, and terminal functions per Figure 4-4 and Package Information tables. Mechanical compatibility is confirmed across the family, allowing drop-in replacement within the same package code when electrical specs align with system requirements for the TLE2064ACN.
What is the typical supply current per channel for the TLE2064ACN?
The TLE2064ACN draws 120 μA per channel typical supply current at ±5 V and ±15 V supplies, as specified in Sections 5.3 and 5.5 of the datasheet. This ultra-low quiescent current enables four independent amplifiers to operate within ~500 μA total, making the TLE2064ACN especially valuable in power-constrained applications such as portable diagnostic tools and battery-backed sensor nodes.
TLE2064ACN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-DIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Active
- Amplifier Type:
- J-FET
- Number of Circuits:
- 4
- Output Type:
- -
- Slew Rate:
- 3.4V/µs
- Gain Bandwidth Product:
- 2 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 4 pA
- Voltage - Input Offset:
- 900 µV
- Current - Supply:
- 1.25mA (x4 Channels)
- Current - Output / Channel:
- 80 mA
- Voltage - Supply Span (Min):
- 7 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 14-PDIP
TLE2064ACN FAQ
1.How can I place an order for TLE2064ACN through Aetrix?
Please submit a Request for Quotation (RFQ) for TLE2064ACN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLE2064ACN reliable?
The price and inventory of TLE2064ACN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLE2064ACN is usually 5 days.
3.What payment methods are accepted for TLE2064ACN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLE2064ACN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLE2064ACN?
TLE2064ACN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLE2064ACN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLE2064ACN?
For technical support, including TLE2064ACN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLE2064ACN requirements.
6.How does Aetrix verify that TLE2064ACN is sourced from the original manufacturer or authorized distributors?
All TLE2064ACN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLE2064ACN meets industry standards.
7.What is the process for return or replacement of TLE2064ACN?
All TLE2064ACN units undergo pre-shipment inspection (PSI). If there is an issue with TLE2064ACN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLE2064ACN part is unused and in its original packaging.
Return procedure for TLE2064ACN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLE2064ACN Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

