My Inquiry
My Account
Toshiba Semiconductor and Storage TLP118(TPL,E
- Part No.:
- TLP118(TPL,E
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- Logic Output Optoisolators
- Package:
- 6-SOIC (0.179", 4.55mm Width), 5 Leads
- Datasheet:
-
TLP118(TPL,E.pdf
- Description:
- OPTOISO 3.75KV OPEN COLL SO6-5
- Quantity:
- Payment:
- Shipping:
Inventory:5,201
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLP118(TPL,E) from Toshiba Electronic Devices & Storage Corporation is a high-speed, high-CMTI photocoupler with integrated IRED and photo-IC output stage, designed for isolated digital signal transmission in industrial control interfaces. It features open-collector logic inversion, ±15 kV/μs common-mode transient immunity, 60 ns max propagation delay, and operates across –40°C to +125°C ambient temperature - enabling reliable use in plasma display panel (PDP) drive circuits and factory automation I/O modules.
For engineers reviewing the TLP118(TPL,E) datasheet, TLP118(TPL,E) pinout, TLP118(TPL,E) application, or TLP118(TPL,E) equivalent, key selection criteria include guaranteed CMTI performance at high temperature, SO6 package compatibility with space-constrained PCB layouts, input threshold current ≤5.0 mA, and UL/cUL/VDE safety certifications for reinforced insulation in measurement instrument interfaces.
Technical Context
The TLP118(TPL,E) integrates a GaAs infrared LED coupled to a high-gain, high-speed photodetector IC with internal Faraday shield - enabling guaranteed ±15 kV/μs common-mode transient immunity. Its open-collector output stage requires external pull-up and supports logic-level inversion with VOL ≤0.6 V at IO = 13 mA.
It operates from 4.5–5.5 V supply, delivers 60 ns max tpHL/tpLH over full temperature range, and meets reinforced isolation requirements per UL 1577 (3750 Vrms), EN 60747-5-5, and GB4943.1 - validated under two-terminal configuration (pins 1+3 shorted; pins 4+5+6 shorted).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Voltage | 3750 Vrms min - enables reinforced insulation for mains-connected industrial I/O protection |
| Common-Mode Transient Immunity | ±15 kV/μs min - ensures noise-free switching in high-dV/dt environments like motor drives and PDP sustain circuits |
| Propagation Delay | 60 ns max (tpHL/tpLH) - supports >10 MHz digital signal isolation without timing skew issues |
| Input Threshold Current | IFH ≤ 5.0 mA - allows direct drive from low-power MCU GPIOs without external amplification |
| Operating Temperature | –40°C to +125°C - qualified for under-hood automotive subsystems and industrial PLC backplanes |
| Supply Voltage Range | 4.5–5.5 V - matches standard 5 V logic rails and tolerates ±10% regulation variation |
| Package | SO6 - surface-mount, 5.0 mm creepage/clearance, compatible with IPC-7351B footprint for automated assembly |
Pinout & Package
Package: SO6 (Mini-flat, 6-pin), 0.08 g typical weight, 0.4 mm minimum insulation thickness, JEDEC-compliant outline per TOSHIBA 11−4L1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (ANODE) | LED Anode | Positive input for infrared emitter; requires series resistor to limit IF ≤25 mA |
| 3 (CATHODE) | LED Cathode | Return path for LED current; electrically shorted to Pin 1 in isolation test configuration |
| 4 (GND) | Detector Ground | Reference for output stage; tied to VCC bypass capacitor (0.1 μF ceramic, ≤1 cm trace) |
| 5 (VO) | Output Collector | Open-collector NPN output; sinks up to 25 mA; requires external pull-up to VCC or logic rail |
| 6 (VCC) | Detector Supply | Positive supply for photo-IC; must be decoupled to Pin 4 with 0.1 μF capacitor for stable high-speed operation |
Key Features
| Feature | Design Value |
|---|---|
| Inverter logic output | Active-low open-collector interface simplifies level-shifting between isolated 5 V domains and microcontroller GPIOs |
| Faraday-shielded detector | Guarantees ±15 kV/μs CMTI - critical for noise immunity in variable-frequency drives and industrial sensor interfaces |
| High-temperature operation | Full functionality from –40°C to +125°C - eliminates derating concerns in sealed enclosures or near power electronics |
| Reinforced safety certification | UL 1577, cUL, VDE EN 60747-5-5, and CQC GB4943.1 - enables single-component isolation in Class I/II equipment without additional barriers |
| Low input drive requirement | IFH ≤ 5.0 mA max - reduces power consumption and heat generation in dense I/O modules with dozens of channels |
Applications
| Plasma Display Panel (PDP) Sustain Driver | Factory Automation I/O Module |
|---|---|
Use Scenario: Isolating high-voltage sustain pulse signals (≥200 V, 100 kHz) between FPGA controller and half-bridge gate drivers in PDP panels. IC Role / Device Role / Timing Role: Digital signal isolator providing logic-level inversion and timing-critical gate enable/disable with <60 ns delay matching. Use Value: Prevents ground-loop noise coupling into sensitive timing circuits while maintaining sub-100 ns channel-to-channel skew across 48-channel sustain boards. |
Use Scenario: Galvanically isolating 24 V DC digital inputs from PLC CPU backplane in harsh factory environments with EMI from welding equipment and VFDs. IC Role / Device Role / Timing Role: Input interface coupler converting field-side 24 V signals to 5 V logic with CMTI immunity against 10 kV/μs transients. Use Value: Eliminates spurious triggering during electromagnetic disturbances, reducing unplanned downtime in packaging line controllers. |
| Industrial Measuring Instrument Interface | Motor Control Feedback Isolation |
Use Scenario: Isolating analog-to-digital converter (ADC) reference clock and data-ready strobes in portable multimeters and power analyzers. IC Role / Device Role / Timing Role: High-fidelity digital isolator preserving edge integrity of 1–5 MHz sampling clocks across isolation barrier. Use Value: Maintains <1 ps jitter contribution to ADC aperture time, ensuring >16-bit effective resolution in metrology-grade instruments. |
Use Scenario: Transmitting fault status (overcurrent, overtemperature) from motor driver ICs to safety controller in servo amplifiers. IC Role / Device Role / Timing Role: Fast-response fault signal isolator with guaranteed <60 ns propagation for SIL-2 compliant shutdown paths. Use Value: Enables compliance with IEC 61800-5-2 functional safety requirements by meeting <100 ns total fault detection latency budget. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed photocoupler applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ACPL-K37T | Higher CMTI (25 kV/μs), wider VCC range (3–5.5 V), but SO5 package (no GND pin); no internal Faraday shield specified | Preferred for ultra-noisy switch-mode power supplies; less suitable for PDP sustain where SO6 mechanical stability matters | Select when CMTI >20 kV/μs is mandatory and board layout permits SO5 footprint change |
| PS9031 | CMOS output (push-pull), 30 ns max tpHL/tpLH, 5000 Vrms isolation, but rated only to +110°C; no UL recognition | Better for high-speed serial links (e.g., isolated UART), not certified for safety-critical industrial mains interfaces | Choose for speed-critical non-safety applications where temperature does not exceed 110°C and regulatory approval is secondary |
Compared with ACPL-K37T and PS9031, the TLP118(TPL,E) uniquely balances 125°C operation, UL/VDE safety certification, SO6 mechanical robustness, and guaranteed ±15 kV/μs CMTI - making it the only option qualified for PDP sustain and certified factory automation I/O without design revalidation.
Availability
TLP118(TPL,E) is available at Aetrix Electronics and suitable for plasma display panel (PDP) sustain circuits, factory automation I/O modules, and industrial measuring instrument interfaces requiring stable component supply, long-term lifecycle support, and RoHS-compliant tape-and-reel delivery.
Supply support for TLP118(TPL,E) includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation designs and manufactures high-reliability semiconductor components, with core expertise in optoelectronics, power devices, and memory solutions for industrial and automotive markets.
The TLP118(TPL,E) belongs to Toshiba's high-speed photocopler family engineered specifically for noise-immune digital isolation in factory automation, PDP systems, and precision instrumentation - emphasizing CMTI performance, safety certification, and extended temperature operation.
FAQ
What is the maximum ambient temperature rating for the TLP118(TPL,E)?
The TLP118(TPL,E) is fully specified and guaranteed to operate across –40°C to +125°C ambient temperature. This rating is validated per Recommended Operating Conditions and Absolute Maximum Ratings tables, with electrical characteristics including propagation delay and output voltage tested across this full range. The device maintains ±15 kV/μs CMTI and logic inversion function without derating up to +125°C, making it suitable for under-hood automotive sensors and sealed industrial enclosures where thermal management is constrained. All thermal derating curves (e.g., IF, PO) are published in the datasheet for precise system-level design.
Does the TLP118(TPL,E) require an external bypass capacitor, and if so, what are the requirements?
Yes, the TLP118(TPL,E) requires a 0.1 μF ceramic capacitor connected directly between Pin 6 (VCC) and Pin 4 (GND), with total lead length ≤1 cm. This is explicitly mandated in the Switching Characteristics section to stabilize the high-gain linear amplifier in the photodetector and prevent impaired switching behavior - including increased propagation delay, overshoot, or false triggering. Failure to install this capacitor violates the recommended operating conditions and invalidates the 60 ns max tpHL/tpLH specification. The capacitor must be placed adjacent to the SO6 package, not on the power rail elsewhere on the board.
What safety certifications does the TLP118(TPL,E) hold, and how are they applied?
The TLP118(TPL,E) holds UL 1577 (File No. E67349), cUL CSA Component Acceptance (File No. E67349), VDE EN 60747-5-5 and EN 62368-1 (with Option V4), and CQC GB4943.1/GB8898. These certifications apply to the device configured as a two-terminal isolator: Pins 1 and 3 shorted (input side), and Pins 4, 5, and 6 shorted (output side), achieving 3750 Vrms isolation. The certifications cover reinforced insulation for end-equipment safety - allowing direct use in Class I/II appliances, industrial controls, and medical auxiliary devices without additional creepage/clearance barriers, provided PCB layout adheres to the 5.0 mm minimum distances specified.
Can the TLP118(TPL,E) be used as a direct replacement for optocouplers with different pinouts, such as the PC817?
No, the TLP118(TPL,E) is not a pin-compatible replacement for PC817 or other 4-pin DIP optocouplers. It uses a 6-pin SO6 package with dedicated GND (Pin 4), VO (Pin 5), and VCC (Pin 6) - unlike PC817's 4-pin configuration with collector/emitter outputs. Its open-collector inverter logic also differs from PC817's phototransistor output. Substituting the TLP118(TPL,E) requires PCB layout revision, updated decoupling (0.1 μF capacitor), and logic-level verification due to its active-low output behavior. No documented drop-in replacement exists; redesign is necessary to leverage its CMTI and temperature advantages.
What is the meaning of "(TPL,E" in the full part number TLP118(TPL,E?
The suffix "(TPL,E" in TLP118(TPL,E denotes embossed-tape packaging in L-direction orientation (TPL) with RoHS-compliant plating (E). Per Toshiba's packing specification, TPL indicates 3000 pcs per reel, carrier tape width 8.0 mm, and device orientation aligned with tape feed direction. The "E" suffix confirms lead-free termination and compliance with EU RoHS Directive 2011/65/EU. This packaging format is optimized for high-volume SMT assembly using standard pick-and-place machines. The full orderable part number must include this suffix to ensure correct tape configuration and environmental compliance - bare die or tray versions are not available for this variant.
TLP118(TPL,E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- -
- Package/Case:
- 6-SOIC (0.179", 4.55mm Width), 5 Leads
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Last Time Buy
- Number of Channels:
- 1
- Inputs - Side 1/Side 2:
- 1/0
- Voltage - Isolation:
- 3750Vrms
- Common Mode Transient Immunity (Min):
- 15kV/µs
- Input Type:
- DC
- Output Type:
- Open Collector
- Current - Output / Channel:
- 25 mA
- Data Rate:
- 20Mbps
- Propagation Delay tpLH / tpHL (Max):
- 60ns, 60ns
- Rise / Fall Time (Typ):
- 30ns, 30ns
- Voltage - Forward (Vf) (Typ):
- 1.61V
- Current - DC Forward (If) (Max):
- 25mA
- Voltage - Supply:
- 4.5V ~ 5.5V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-SO, 5 Lead
TLP118(TPL,E FAQ
1.How can I place an order for TLP118(TPL,E through Aetrix?
Please submit a Request for Quotation (RFQ) for TLP118(TPL,E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLP118(TPL,E reliable?
The price and inventory of TLP118(TPL,E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLP118(TPL,E is usually 5 days.
3.What payment methods are accepted for TLP118(TPL,E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLP118(TPL,E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLP118(TPL,E?
TLP118(TPL,E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLP118(TPL,E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLP118(TPL,E?
For technical support, including TLP118(TPL,E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLP118(TPL,E requirements.
6.How does Aetrix verify that TLP118(TPL,E is sourced from the original manufacturer or authorized distributors?
All TLP118(TPL,E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLP118(TPL,E meets industry standards.
7.What is the process for return or replacement of TLP118(TPL,E?
All TLP118(TPL,E units undergo pre-shipment inspection (PSI). If there is an issue with TLP118(TPL,E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLP118(TPL,E part is unused and in its original packaging.
Return procedure for TLP118(TPL,E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLP118(TPL,E Tags
-
6N137
Lite-On Inc.
-
6N137S
Lite-On Inc.
-
6N137S-TA1
Lite-On Inc.
.JPG)
-
TLP2362(TPR,E
Toshiba Semiconductor and Storage
-
H11L1M
onsemi
-
TLP2355(TPL,E
Toshiba Semiconductor and Storage
-
TLP2361(TPL,E
Toshiba Semiconductor and Storage
-
TLP2358(TPL,E)
Toshiba Semiconductor and Storage
-
H11L1SR2M
onsemi
-
TLP2361(V4-TPL,E
Toshiba Semiconductor and Storage
.JPG)
-
H11L1S(TA)
Everlight Electronics Co Ltd
-
H11L1SM
onsemi
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
