My Inquiry
My Account
Toshiba Semiconductor and Storage TLP240GA(TP1,F
- Part No.:
- TLP240GA(TP1,F
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- Solid State Relays (SSR)
- Package:
- 4-SMD (0.300", 7.62mm)
- Datasheet:
-
TLP240GA(TP1,F.pdf
- Description:
- SSR RELAY SPST-NO 120MA 0-400V
- Quantity:
- Payment:
- Shipping:
Inventory:3,439
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLP240GA(TP1,F) from Toshiba Electronic Devices & Storage Corporation is a halogen-free, normally-open photorelay IC comprising an infrared LED optically coupled to a photo-MOSFET output stage. It delivers 400 V OFF-state voltage, 120 mA ON-state current, and 5000 Vrms isolation in a 4-pin DIP through-hole package-designed for mechanical relay replacement in smart meters and factory automation systems.
For engineers reviewing the TLP240GA(TP1,F) datasheet, TLP240GA(TP1,F) pinout, TLP240GA(TP1,F) application, or TLP240GA(TP1,F) equivalent, this device serves as a reinforced-insulation solid-state switch with verified UL 1577, cUL, CQC, and VDE EN 60747-5-5 compliance-critical for safety-critical AC load control and metering interfaces.
Technical Context
The TLP240GA(TP1,F) implements optical coupling between GaAs LED and dual-drain MOSFET die, enabling galvanic isolation without magnetic components. Its internal structure treats Pins 1–2 as a single input terminal and Pins 3–4 as a single output terminal, forming a two-terminal switching device with no gate drive circuitry required.
It operates under UL 508 recognition with derated ON-state current (78 mA at 85°C) and supports pulsed operation up to 360 mA. The device meets reinforced insulation requirements per IEC/EN 62368-1 via minimum creepage (7.0 mm), clearance (7.0 mm), and 0.4 mm internal insulation thickness.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Voltage | 5000 Vrms min - enables reinforced insulation for mains-connected metering and industrial controls |
| OFF-State Output Voltage | 400 V min - supports direct switching of 240 VAC loads with margin |
| ON-State Current | 120 mA max continuous - suitable for low-power solenoids, indicator lamps, and sensor interface loads |
| Trigger LED Current | 3 mA max - allows direct drive from microcontroller GPIO without external amplification |
| ON-State Resistance | 35 Ω max continuous - limits power dissipation to ≤500 mW at full rated current |
| Turn-On/Off Time | 0.6 ms / 0.2 ms typical - enables fast digital control of AC/DC loads without contact bounce |
| Input-Output Capacitance | 0.8 pF typical - minimizes high-frequency noise coupling across isolation barrier |
Pinout & Package
Housed in a 7.62-mm pitch, 4-pin DIP through-hole package (Toshiba package code 11-5B2S), the TLP240GA(TP1,F) uses standard lead spacing compatible with legacy PCB layouts and wave-soldering processes.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Anode | LED anode input - connects to MCU GPIO or driver with current-limiting resistor |
| 2 | Cathode | LED cathode return - completes LED forward path; Pins 1 and 2 are internally treated as one terminal |
| 3 | Drain | MOSFET output drain - connects to load high-side; Pins 3 and 4 are shorted internally |
| 4 | Drain | MOSFET output drain - redundant terminal for mechanical robustness and current sharing |
Key Features
| Feature | Design Value |
|---|---|
| Halogen-Free Resin Encapsulation | Meets JEDEC JS709C and IEC 61249-2-21 standards - eliminates brominated flame retardants for RoHS-compliant end equipment |
| Normally Open (1-Form-A) | Zero-power default state - ensures fail-safe deactivation during controller reset or power loss |
| Reinforced Insulation Certification | UL 1577, cUL, CQC GB4943.1, VDE EN 60747-5-5 - permits use in Class II appliances and smart meter front-end AC sensing |
| Low Trigger Threshold | 3 mA max IFT - reduces MCU I/O loading and eliminates need for discrete transistor drivers |
| Thermal Derating Support | ION derates linearly at −1.2 mA/°C above 25°C - enables predictable performance in enclosed FA enclosures up to 85°C ambient |
Applications
| Smart Electricity Meters | Factory Automation I/O Modules |
|---|---|
Use Scenario: Isolated control of tariff-switching relays and anti-tampering load disconnect circuits in residential and commercial meters. IC Role / Device Role / Timing Role: Solid-state replacement for electromechanical relays handling 230 VAC mains switching. Use Value: Eliminates contact wear, bounce, and EMI generation while maintaining 5000 Vrms isolation for meter certification compliance. |
Use Scenario: PLC digital output modules driving solenoid valves, indicator lights, and small actuators in industrial control cabinets. IC Role / Device Role / Timing Role: Galvanically isolated DC-controlled AC/DC load switch with fast turn-on for real-time response. Use Value: Enables compact, maintenance-free I/O design with <2 ms switching and no coil-induced back-EMF suppression needed. |
| Security System Control Panels | Amusement Equipment Logic Interfaces |
Use Scenario: Zone monitoring and alarm siren activation in fire/burglar panels where isolation prevents ground-loop interference. IC Role / Device Role / Timing Role: Input/output isolator for tamper detection circuits and auxiliary alarm outputs. Use Value: Provides certified 5000 Vrms barrier between field sensors and low-voltage logic-meeting UL 60950-1 and EN 50131 requirements. |
Use Scenario: Coin acceptor signal conditioning and payout solenoid control in arcade machines and vending systems. IC Role / Device Role / Timing Role: Isolated interface between microcontroller and 24 VDC actuator loads subject to frequent cycling. Use Value: Delivers >1 million operations lifetime vs. <100k for mechanical relays-reducing service downtime in high-traffic venues. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar photorelay applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLP240GAF(TP4,F) | 8.0 mm creepage/clearance, 10.16-mm pitch DIP - wider spacing for higher pollution degree environments | Required for EN 60747-5-5 Option D4 compliance and enhanced contamination resistance in outdoor FA enclosures | Select when VDE EN 60747-5-5 certification or >7.62 mm creepage is mandated by system safety review |
| PVG612AR | 1.5 A load rating, SOIC-8 package, 3750 Vrms isolation - higher current, surface-mount, lower isolation voltage | Suitable for PCB space-constrained designs needing >120 mA but not requiring reinforced insulation | Choose for cost-sensitive consumer electronics where 5000 Vrms is unnecessary and SMT assembly is preferred |
Compared with TLP240GA(TP1,F), the TLP240GAF(TP4,F) offers extended creepage for harsher environments while retaining identical electrical specs, whereas PVG612AR trades isolation strength for higher current and SMT compatibility-making each alternative optimal only within its specific safety and layout constraints.
Availability
TLP240GA(TP1,F) is available at Aetrix Electronics and suitable for smart metering, factory automation I/O, and security system control panels requiring stable component supply, long-lifecycle support, and certified reinforced insulation.
Supply support for TLP240GA(TP1,F) includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation designs and manufactures high-reliability semiconductor components, including optoelectronics, power devices, and logic ICs, with global manufacturing and quality certifications.
The TLP240GA(TP1,F) belongs to Toshiba's photorelay product line-engineered specifically for replacing mechanical relays in safety-critical, low-to-medium power AC/DC switching applications demanding long life and regulatory compliance.
FAQ
What is the maximum continuous load current supported by the TLP240GA(TP1,F)?
The TLP240GA(TP1,F) supports a maximum continuous ON-state current of 120 mA at 25°C ambient, derating linearly by −1.2 mA/°C above that temperature. At 65°C, the usable current drops to 78 mA per UL 508 specifications. This rating applies to resistive or lightly inductive loads with adequate PCB copper area for thermal dissipation. Exceeding these limits risks accelerated degradation of the photo-MOSFET channel.
Does the TLP240GA(TP1,F) require an external gate resistor or snubber network?
No, the TLP240GA(TP1,F) does not require an external gate resistor or snubber network because it integrates a matched photo-MOSFET pair with built-in gate termination. Its internal structure eliminates parasitic oscillation risk, and the 0.8 pF input-output capacitance ensures minimal noise coupling. External RC networks are unnecessary unless driving highly capacitive loads exceeding 100 nF, which is outside the device's intended use case.
Can the TLP240GA(TP1,F) be used to switch 240 VAC directly?
Yes, the TLP240GA(TP1,F) can directly switch 240 VAC loads due to its 400 V minimum OFF-state output voltage rating and 5000 Vrms isolation. However, design must ensure peak line voltage (≈340 V) remains below the 400 V limit with margin, and load transients are clamped externally if inductive. It is certified for UL 508 use in industrial control equipment, confirming suitability for mains-connected applications when applied per recommended operating conditions.
What is the meaning of "(TP1,F)" in the TLP240GA(TP1,F) part number?
In TLP240GA(TP1,F), "TP1" denotes tape-and-reel packaging with 1500 units per reel, optimized for automated SMT placement despite the device being through-hole; "F" indicates RoHS-compliant, halogen-free resin encapsulation per JEDEC JS709C. This variant retains the standard 7.62-mm DIP footprint (11-5B2S) and is functionally identical to bulk-packed versions-only differing in packaging format and environmental compliance marking.
How does the TLP240GA(TP1,F) achieve reinforced insulation certification?
The TLP240GA(TP1,F) achieves reinforced insulation via physical construction: 7.0 mm minimum creepage and clearance distances, 0.4 mm minimum internal insulation thickness, and CTI ≥175 material. These parameters satisfy IEC 62368-1 and EN 60747-5-5 requirements when used within specified derating limits. Certification is validated through UL 1577 (input-output withstand), UL 508 (industrial control), and VDE EN 60747-5-5 (optocoupler-specific) testing protocols-not inferred from package size alone.
TLP240GA(TP1,F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- TLP240GA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Mounting Type:
- Surface Mount
- Circuit:
- SPST-NO (1 Form A)
- Output Type:
- AC, DC
- Voltage - Input:
- 1.27VDC
- Voltage - Load:
- 0 V ~ 400 V
- Load Current:
- 120 mA
- On-State Resistance (Max):
- 35 Ohms
- Termination Style:
- Gull Wing
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 4-SMD
- Approval Agency:
- CSA, CQC, cUL, UL
- Grade:
- -
- Qualification:
- -
TLP240GA(TP1,F FAQ
1.How can I place an order for TLP240GA(TP1,F through Aetrix?
Please submit a Request for Quotation (RFQ) for TLP240GA(TP1,F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLP240GA(TP1,F reliable?
The price and inventory of TLP240GA(TP1,F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLP240GA(TP1,F is usually 5 days.
3.What payment methods are accepted for TLP240GA(TP1,F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLP240GA(TP1,F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLP240GA(TP1,F?
TLP240GA(TP1,F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLP240GA(TP1,F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLP240GA(TP1,F?
For technical support, including TLP240GA(TP1,F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLP240GA(TP1,F requirements.
6.How does Aetrix verify that TLP240GA(TP1,F is sourced from the original manufacturer or authorized distributors?
All TLP240GA(TP1,F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLP240GA(TP1,F meets industry standards.
7.What is the process for return or replacement of TLP240GA(TP1,F?
All TLP240GA(TP1,F units undergo pre-shipment inspection (PSI). If there is an issue with TLP240GA(TP1,F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLP240GA(TP1,F part is unused and in its original packaging.
Return procedure for TLP240GA(TP1,F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLP240GA(TP1,F Tags
.jpg)
-
G3VM-21UR11(TR05)
Omron Electronics Inc-EMC Div
-
G3VM-61VY3(TR05)
Omron Electronics Inc-EMC Div
-
CPC1017NTR
Littelfuse Inc.
-
CPC1017N
Littelfuse Inc.
-
CPC1006N
Littelfuse Inc.
-
VO1400AEFTR
Vishay Semiconductor Opto Division
-
CPC1006NTR
Littelfuse Inc.
-
TLP175A(TPL,E
Toshiba Semiconductor and Storage
-
CPC1002NTR
Littelfuse Inc.
-
AQY280S
Panasonic Electric Works
-
CPC1117NTR
Littelfuse Inc.
-
CPC1106NTR
Littelfuse Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
