Toshiba Semiconductor and Storage TLP3149(F
- Part No.:
- TLP3149(F
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- Solid State Relays (SSR)
- Package:
- 4-SMD, Gull Wing
- Datasheet:
-
TLP3149(F.pdf
- Description:
- SSR RELAY SPST-NO 1.5A 0-100V
- Quantity:
- Payment:

- Shipping:

Inventory:160
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLP3149(F) from Toshiba Electronic Devices & Storage Corporation is a normally-open photorelay IC comprising an infrared LED optically coupled to a photo-MOSFET output stage. It delivers 1.5 A max on-state current, 200 mΩ max on-resistance, and 100 V off-state voltage in a compact 4-pin SOP package (2.54 mm pitch, 2.1 mm height), enabling solid-state replacement of mechanical relays in I/O interface boards and factory automation power switching.
For engineers reviewing the TLP3149(F) datasheet, TLP3149(F) pinout, TLP3149(F) application, or TLP3149(F) equivalent, key selection criteria include verified isolation voltage (1500 Vrms), low trigger LED current (3 mA max), fast switching (0.4 ms typ. turn-on), and UL/cUL safety certification - all critical for reliable high-voltage signal isolation and load control in test equipment and industrial control systems.
Technical Context
The TLP3149(F) implements optical coupling between GaAs-based infrared LED input and dual-drain MOSFET output, with internal photodiode array driving integrated gate circuitry to achieve zero-crossing–free, DC-capable switching. Its two-terminal configuration (Pins 1+2 shorted as LED anode/cathode; Pins 3+4 shorted as common drain) simplifies PCB layout while maintaining galvanic isolation.
Designed for direct replacement of electromechanical relays, it operates across –40°C to +110°C ambient, supports 5–80 V supply range, and maintains <1 µA off-state leakage at 100 V, enabling stable performance in ATE and measuring instruments where signal integrity and long-term reliability are essential.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Voltage | 1500 Vrms min - enables safe separation between control logic (e.g., microcontroller GPIO) and 100 V AC/DC loads |
| ON-State Current | 1.5 A max - supports direct switching of solenoids, heaters, and indicator lamps without external drivers |
| ON-State Resistance | 200 mΩ max - limits conduction loss to ≤450 mW at 1.5 A, reducing thermal stress in compact layouts |
| Trigger LED Current | 3 mA max - compatible with standard CMOS/TTL logic outputs without current-limiting resistor redesign |
| OFF-State Voltage | 100 V - rated for use in 24–48 V industrial control rails and low-voltage AC mains-sensing circuits |
| Switching Time | 0.4 ms turn-on / 0.15 ms turn-off typ. - suitable for programmable logic-controlled sequencing with sub-millisecond timing resolution |
| Output Capacitance | 160 pF typ. - minimizes capacitive coupling noise in high-impedance analog measurement paths |
Pinout & Package
Package: 4-pin SOP (TOSHIBA designation 11-5H1S), 2.54 mm lead pitch, 2.1 mm height, 0.1 g typical weight.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Anode | LED anode connection - requires series current-limiting resistor when driven from 3.3 V or 5 V logic |
| 2 | Cathode | LED cathode connection - referenced to input ground; forms isolated input side with Pin 1 |
| 3 | Drain | MOSFET drain terminal - electrically shorted internally to Pin 4; connects to load side of switched circuit |
| 4 | Drain | MOSFET drain terminal - redundant connection to Pin 3; provides current-sharing and layout flexibility |
Key Features
| Feature | Design Value |
|---|---|
| Normally Open (1-Form-A) | Ensures fail-safe de-energization: load disconnects automatically on LED open-circuit or controller fault |
| UL1577 & cUL CSA Certified | Validated 1500 Vrms isolation meets industrial safety requirements without additional system-level certification overhead |
| Low 3 mA Max Trigger Current | Reduces drive burden on FPGA I/O banks or low-power MCU pins, eliminating need for buffer transistors |
| Dual Drain Terminals (Pins 3+4) | Enables symmetrical PCB routing and current sharing - improves thermal distribution and reduces trace inductance |
| 160 pF Output Capacitance | Minimizes crosstalk in multi-channel I/O modules where adjacent channels switch at different rates |
Applications
| ATE Channel Switching | Industrial I/O Interface Board |
|---|---|
Use Scenario: Routing DUT signals to precision SMUs and digitizers in automated test racks with >100-channel density. IC Role / Device Role / Timing Role: Solid-state relay providing channel-by-channel isolation and load switching under FPGA control. Use Value: Eliminates mechanical relay wear-out and bounce, enabling >10M cycle life and deterministic 0.4 ms switching for high-throughput test sequences. |
Use Scenario: Isolating PLC digital outputs driving 24 V DC solenoids, valves, and status indicators in factory-floor control cabinets. IC Role / Device Role / Timing Role: Input-side logic-level controlled, output-side load-switching photorelay with reinforced insulation barrier. Use Value: Replaces bulky 24 V DC coil relays, reducing board area by 60% and supporting hot-swap diagnostics via low-leakage (<1 µA) off-state blocking. |
| Measuring Instrument Multiplexer | FA Equipment Safety Interlock |
Use Scenario: Selecting voltage/current ranges and sensor inputs in benchtop multimeters and source-measure units. IC Role / Device Role / Timing Role: Low-capacitance (160 pF), low-RON (200 mΩ) signal path switch with galvanic isolation between front-panel controls and DUT connections. Use Value: Preserves measurement accuracy by minimizing charge injection and off-state leakage during range changes. |
Use Scenario: Enabling/disabling motor drives and pneumatic actuators based on E-stop button state and safety PLC outputs. IC Role / Device Role / Timing Role: Certified isolation barrier ensuring safe shutdown even under single-point failure conditions. Use Value: Meets PL e / SIL 2 functional safety requirements via UL1577-certified 1500 Vrms isolation and predictable fail-open behavior. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar photorelay applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PVG612A | Higher 1.8 A max ION, but 350 mΩ max RON; 1000 Vrms isolation only | Better for higher-current DC loads; insufficient for 100 V AC line sensing due to lower VOFF | Select when peak load current exceeds 1.5 A and isolation >1500 Vrms is not required |
| PS8501-AX | Lower 0.8 A max ION, 400 mΩ max RON, but faster 0.1 ms tON; same 1500 Vrms isolation | Suitable for low-power signal routing; inadequate for 1.5 A heater/solenoid switching | Prefer for high-speed multiplexing where current demand is ≤0.8 A and minimal propagation delay is critical |
Compared with PVG612A and PS8501-AX, the TLP3149(F) uniquely balances 1.5 A current handling, 200 mΩ conduction loss, and certified 1500 Vrms isolation - making it optimal for industrial I/O and ATE applications requiring both power capability and safety compliance without trade-offs in either domain.
Availability
TLP3149(F) is available at Aetrix Electronics and suitable for automatic test equipment, factory automation control systems, and industrial I/O interface boards requiring stable component supply, long-lifecycle support, and RoHS-compliant sourcing.
Supply support for TLP3149(F) includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation designs and manufactures high-reliability semiconductor components, with expertise in optoelectronics, power devices, and logic ICs for industrial and automotive markets.
The TLP3149(F) belongs to Toshiba's photorelay product line, engineered specifically to replace electromechanical relays in industrial control, test instrumentation, and safety-critical I/O systems where longevity, noise immunity, and regulatory compliance are mandatory.
FAQ
What is the maximum continuous load current supported by the TLP3149(F)?
The TLP3149(F) supports a maximum continuous on-state current of 1.5 A at 25°C ambient, derating linearly to 0 A at 110°C case temperature. This rating assumes proper PCB copper area (≥100 mm² per drain pad) and free-air convection cooling. Exceeding this limit risks thermal runaway and permanent degradation of the MOSFET output stage. Always verify actual board-level thermal performance using the TLP3149(F)'s published ION–Ta curve (Fig. 12.2) in the official datasheet.
Does the TLP3149(F) require an external gate resistor on the output side?
No, the TLP3149(F) does not require an external gate resistor because its output is a fully integrated photo-MOSFET with built-in gate drive circuitry. The device uses internal photodiode arrays to generate gate voltage directly from LED illumination - eliminating external bias networks. However, a series current-limiting resistor is mandatory on the input (LED) side to constrain forward current to ≤3 mA for reliable triggering and long-term LED lifetime.
Can the TLP3149(F) switch AC waveforms, or is it DC-only?
The TLP3149(F) can switch both DC and AC waveforms up to 100 V peak, as its output MOSFET structure supports bidirectional conduction when used with appropriate snubbing. Unlike TRIAC-based optocouplers, it has no minimum load requirement and operates down to 0 V. However, for AC mains applications above 50 V RMS, additional external protection (e.g., MOVs, RC snubbers) is recommended to suppress voltage transients that could exceed the 100 V VOFF rating.
How is isolation verified for the TLP3149(F), and what standards apply?
Isolation for the TLP3149(F) is verified per UL1577 (File No. E67349) and CSA Component Acceptance Service (No. 5A File No. E67349), with a minimum withstand voltage of 1500 Vrms for 60 seconds at ≤60% relative humidity. Test conditions include AC voltage applied between input (Pins 1+2) and output (Pins 3+4) terminals, with leakage current monitored. This certification covers production lot sampling - individual units are not tested, but statistical process control ensures compliance across all TLP3149(F) shipments.
What is the significance of Pins 3 and 4 being internally shorted in the TLP3149(F)?
Pins 3 and 4 are internally connected to the same MOSFET drain node, providing dual physical terminals for enhanced current handling and thermal dissipation. This design allows PCB layout flexibility - e.g., routing one pin to a high-current trace and the other to a heatsink pad - while maintaining identical electrical potential. It does not enable independent switching or half-bridge operation; both pins must be used as a single output node in all TLP3149(F) applications.
TLP3149(F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- TLP3149
- Packaging:
- Tube
- Product Status:
- Active
- Mounting Type:
- Surface Mount
- Circuit:
- SPST-NO (1 Form A)
- Output Type:
- AC, DC
- Voltage - Input:
- 1.65VDC
- Voltage - Load:
- 0 V ~ 100 V
- Load Current:
- 1.5 A
- On-State Resistance (Max):
- 200 mOhms
- Termination Style:
- Gull Wing
- Operating Temperature:
- -40°C ~ 110°C
- Supplier Device Package:
- 4-SOP
- Approval Agency:
- CSA, cUL, UL
- Grade:
- -
- Qualification:
- -
TLP3149(F FAQ
1.How can I place an order for TLP3149(F through Aetrix?
Please submit a Request for Quotation (RFQ) for TLP3149(F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLP3149(F reliable?
The price and inventory of TLP3149(F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLP3149(F is usually 5 days.
3.What payment methods are accepted for TLP3149(F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLP3149(F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLP3149(F?
TLP3149(F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLP3149(F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLP3149(F?
For technical support, including TLP3149(F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLP3149(F requirements.
6.How does Aetrix verify that TLP3149(F is sourced from the original manufacturer or authorized distributors?
All TLP3149(F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLP3149(F meets industry standards.
7.What is the process for return or replacement of TLP3149(F?
All TLP3149(F units undergo pre-shipment inspection (PSI). If there is an issue with TLP3149(F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLP3149(F part is unused and in its original packaging.
Return procedure for TLP3149(F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLP3149(F Tags
.jpg)
-
G3VM-21UR11(TR05)
Omron Electronics Inc-EMC Div

-
G3VM-61VY3(TR05)
Omron Electronics Inc-EMC Div

-
CPC1017NTR
Littelfuse Inc.

-
CPC1017N
Littelfuse Inc.

-
CPC1006N
Littelfuse Inc.

-
VO1400AEFTR
Vishay Semiconductor Opto Division

-
CPC1006NTR
Littelfuse Inc.

-
TLP175A(TPL,E
Toshiba Semiconductor and Storage

-
CPC1002NTR
Littelfuse Inc.

-
AQY280S
Panasonic Electric Works

-
CPC1117NTR
Littelfuse Inc.

-
CPC1106NTR
Littelfuse Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

