Toshiba Semiconductor and Storage TLP3320(TP15,F
- Part No.:
- TLP3320(TP15,F
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- Solid State Relays (SSR)
- Package:
- 4-SMD (0.128", 3.25mm)
- Datasheet:
-
TLP3320(TP15,F.pdf
- Description:
- SSR RELAY SPST-NO 100MA 0-100V
- Quantity:
- Payment:

- Shipping:

Inventory:1,648
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLP3320(TP15,F) from Toshiba Electronic Devices & Storage Corporation is a normally open photorelay in 4-pin USOP-4 package, integrating an infrared LED optically coupled to a photo MOSFET. It delivers 100 V min OFF-state voltage, 100 mA max ON-state current, and 8 Ω typ. ON-resistance, targeting high-speed ATE instrumentation requiring low capacitance (6 pF typ.) and fast switching (120 µs typ. tON).
For engineers reviewing the TLP3320(TP15,F) datasheet, TLP3320(TP15,F) pinout, TLP3320(TP15,F) application, or TLP3320(TP15,F) equivalent, key selection criteria include isolation voltage (1000 Vrms), trigger LED current (≤3 mA), OFF-state capacitance (≤8 pF), and thermal derating of ON-current (−1.0 mA/°C above 25°C).
Technical Context
The TLP3320(TP15,F) implements optical coupling between GaAs infrared LED and silicon photo MOSFET, enabling galvanic isolation without magnetic components. Its two-terminal internal configuration shorts pins 1–2 (LED anode/cathode) and pins 3–4 (MOSFET drain/drain), eliminating source connection and simplifying PCB layout for single-pole switching.
Designed for high-frequency test equipment, it supports 100 MHz output capacitance measurement and achieves 180 µs typ. turn-off time under 20 V supply and 200 Ω load. The device complies with UL 1577 (File E67349) and features ESD-sensitive handling requirements per Toshiba's antistatic precautions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| OFF-state voltage | 100 V min - supports switching of signals up to 100 V without breakdown |
| ON-state current | 100 mA max - continuous load current rating at 25°C, derated −1.0 mA/°C above |
| ON-resistance | 8 Ω typ., 14 Ω max - determines I²R power loss and voltage drop under load |
| OFF-state capacitance | 6 pF typ., 8 pF max - enables minimal signal distortion in RF and high-speed logic test paths |
| Isolation voltage | 1000 Vrms min - meets safety isolation requirements for ATE and bench instruments |
| Trigger LED current | 3 mA max - ensures reliable turn-on with low-drive microcontroller GPIO or logic outputs |
| Turn-on time | 120 µs typ. - defines minimum pulse width support in memory tester timing windows |
Pinout & Package
Package: USOP-4 (Toshiba package code 11-2C1S), surface-mount, 0.03 g typical weight, 1.6 × 2.3 mm footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Anode | LED input positive terminal; must be driven with current-limited forward bias |
| 2 | Cathode | LED input negative terminal; internally shorted to Pin 1 in two-terminal configuration |
| 3 | Drain | MOSFET output drain terminal; connected internally to Pin 4 for dual-drain configuration |
| 4 | Drain | MOSFET output drain terminal; parallel connection with Pin 3 reduces effective RON and thermal resistance |
Key Features
| Feature | Design Value |
|---|---|
| Normally open (1-Form-A) | Provides fail-safe open-circuit default state during LED deactivation or failure |
| Low OFF-state capacitance | 6 pF typ. minimizes crosstalk and signal integrity degradation in >100 MHz test signal paths |
| UL-recognized isolation | UL 1577 certification (File E67349) validates safety compliance for industrial test equipment |
| ESD-sensitive handling | Requires antistatic workbench, operator grounding, and ESD-safe soldering to prevent gate oxide damage |
| Thermal derating support | Specified current/power derating curves enable reliable operation across −40°C to +85°C ambient range |
Applications
| High-Speed Memory Testers | RF Measuring Instruments |
|---|---|
Use Scenario: Switching DUT signal paths during automated wafer-level memory testing at >100 MHz clock rates. IC Role / Device Role / Timing Role: Signal path relay isolating tester channel drivers from memory I/O pins during test vector sequencing. Use Value: 6 pF typ. OFF-capacitance and 120 µs tON ensure minimal timing skew and signal fidelity across DDR4/DDR5 test patterns. | Use Scenario: Routing RF stimulus/response signals in vector network analyzers and spectrum analyzers. IC Role / Device Role / Timing Role: Isolated RF switch enabling reconfigurable front-end signal routing without ground loops. Use Value: 1000 Vrms isolation and low COFF preserve impedance matching and reduce measurement noise floor. |
| Logic IC Testers | Automatic Test Equipment (ATE) |
Use Scenario: Channel multiplexing and load switching in high-density digital pattern generators. IC Role / Device Role / Timing Role: High-speed digital signal relay replacing electromechanical switches in pin electronics modules. Use Value: 100 mA ON-current and 8 Ω RON support TTL/LVCMOS-compatible drive capability with <10 mV drop at full load. | Use Scenario: Modular fixture interface control in semiconductor final test handlers and burn-in systems. IC Role / Device Role / Timing Role: Isolated control relay for actuating pneumatic valves, solenoids, and DUT power sequencing. Use Value: UL 1577 recognition and 100 V OFF-voltage meet functional safety requirements for Class I equipment interlocks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar photorelay applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLP3555(TP,F) | Higher 250 V OFF-voltage, 1.5 Ω RON typ., but larger SO-6 package and 5 mA IFT max | Better suited for higher-voltage industrial controls; less optimal for space-constrained ATE boards | Select when >100 V isolation or lower RON is critical and board area permits SO-6 |
| PS7141-AL-AX | Smaller SSOP-4 package (1.5 × 2.0 mm), 50 V OFF-voltage, 12 Ω RON max, 2 mA IFT | Targeted at portable test gear with tighter voltage margins and ultra-compact layouts | Select when footprint is constrained and 50 V rating suffices for low-voltage DUT interfaces |
Compared with TLP3320(TP15,F), TLP3555(TP,F) offers higher voltage margin and lower conduction loss but requires more PCB area and higher LED drive, while PS7141-AL-AX saves space and LED current at the cost of reduced OFF-voltage and higher RON, making each suitable for distinct ATE subsystem trade-offs.
Availability
TLP3320(TP15,F) is available at Aetrix Electronics and suitable for high-speed memory testers, RF measuring instruments, and automatic test equipment requiring stable component supply, long-term lifecycle support, and traceable sourcing for production-grade ATE systems.
Supply support for TLP3320(TP15,F) includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation designs and manufactures discrete semiconductors, power devices, and optoelectronics for industrial, automotive, and test equipment markets.
The TLP3320(TP15,F) belongs to Toshiba's photorelay product line, engineered specifically for high-speed, high-isolation signal switching in automatic test equipment where low capacitance, fast timing, and safety certification are mandatory.
FAQ
What is the maximum OFF-state voltage rating for the TLP3320(TP15,F)?
The TLP3320(TP15,F) has a minimum OFF-state output terminal voltage rating of 100 V. This value is guaranteed under specified test conditions and defines the maximum DC or peak AC voltage the device can block between output terminals while in the OFF state. Exceeding this voltage risks breakdown and permanent damage. Designers must ensure system-level transient suppression and voltage margins remain within this limit during all operating modes, including fault conditions.
Does the TLP3320(TP15,F) require external current limiting for the LED input?
Yes, the TLP3320(TP15,F) requires external current limiting on the LED side. Its absolute maximum input forward current is 50 mA, and recommended operating IF is ≤20 mA. Since the LED forward voltage is 1.15 V typ. at 10 mA, a series resistor must be calculated based on the driving supply voltage to maintain IF ≤3 mA (max trigger current) or ≤20 mA (max operating current). Failure to limit current risks LED degradation or catastrophic failure.
How is the pin configuration of the TLP3320(TP15,F) implemented internally?
The TLP3320(TP15,F) uses a two-terminal internal configuration: Pins 1 and 2 are shorted together as the LED anode/cathode pair, and Pins 3 and 4 are shorted together as the MOSFET drain terminals. This design eliminates the need for a source connection and allows bidirectional switching capability across the output. PCB layout must treat Pins 1–2 and Pins 3–4 as electrically common nodes, respectively, and avoid routing traces that assume independent pin functionality.
What safety certifications does the TLP3320(TP15,F) hold?
The TLP3320(TP15,F) is UL-recognized under UL 1577 (File No. E67349) with a minimum isolation voltage of 1000 Vrms for 60 seconds. It meets the basic insulation requirements for industrial test equipment but is not certified to IEC 60747-5-5 or reinforced insulation standards. Designers must verify system-level compliance with end-equipment safety standards (e.g., IEC 61010-1) using the TLP3320(TP15,F)'s certified parameters and creepage/clearance allowances.
Can the TLP3320(TP15,F) be used in RF signal switching above 100 MHz?
Yes, the TLP3320(TP15,F) is characterized for RF use up to 100 MHz, with OFF-state capacitance specified at 6 pF typ. and 8 pF max under 100 MHz test conditions. Its low capacitance and controlled parasitic inductance make it suitable for RF signal routing in vector network analyzers and spectrum analyzers. However, insertion loss, return loss, and isolation above 100 MHz are not characterized in the datasheet, so empirical validation is required for >100 MHz applications.
TLP3320(TP15,F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- TLP3320
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Mounting Type:
- Surface Mount
- Circuit:
- SPST-NO (1 Form A)
- Output Type:
- AC, DC
- Voltage - Input:
- 1.15VDC
- Voltage - Load:
- 0 V ~ 100 V
- Load Current:
- 100 mA
- On-State Resistance (Max):
- 14 Ohms
- Termination Style:
- SMD (SMT) Tab
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 4-USOP
- Approval Agency:
- UL
- Grade:
- -
- Qualification:
- -
TLP3320(TP15,F FAQ
1.How can I place an order for TLP3320(TP15,F through Aetrix?
Please submit a Request for Quotation (RFQ) for TLP3320(TP15,F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLP3320(TP15,F reliable?
The price and inventory of TLP3320(TP15,F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLP3320(TP15,F is usually 5 days.
3.What payment methods are accepted for TLP3320(TP15,F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLP3320(TP15,F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLP3320(TP15,F?
TLP3320(TP15,F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLP3320(TP15,F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLP3320(TP15,F?
For technical support, including TLP3320(TP15,F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLP3320(TP15,F requirements.
6.How does Aetrix verify that TLP3320(TP15,F is sourced from the original manufacturer or authorized distributors?
All TLP3320(TP15,F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLP3320(TP15,F meets industry standards.
7.What is the process for return or replacement of TLP3320(TP15,F?
All TLP3320(TP15,F units undergo pre-shipment inspection (PSI). If there is an issue with TLP3320(TP15,F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLP3320(TP15,F part is unused and in its original packaging.
Return procedure for TLP3320(TP15,F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLP3320(TP15,F Tags
.jpg)
-
G3VM-21UR11(TR05)
Omron Electronics Inc-EMC Div

-
G3VM-61VY3(TR05)
Omron Electronics Inc-EMC Div

-
CPC1017NTR
Littelfuse Inc.

-
CPC1017N
Littelfuse Inc.

-
CPC1006N
Littelfuse Inc.

-
VO1400AEFTR
Vishay Semiconductor Opto Division

-
CPC1006NTR
Littelfuse Inc.

-
TLP175A(TPL,E
Toshiba Semiconductor and Storage

-
CPC1002NTR
Littelfuse Inc.

-
AQY280S
Panasonic Electric Works

-
CPC1117NTR
Littelfuse Inc.

-
CPC1106NTR
Littelfuse Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

