Toshiba Semiconductor and Storage TLP5751(D4,E
- Part No.:
- TLP5751(D4,E
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- Isolators - Gate Drivers
- Package:
- 6-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
TLP5751(D4,E.pdf
- Description:
- OPTOISO 5KV 1CH GATE DVR 6SO
- Quantity:
- Payment:

- Shipping:

Inventory:1,779
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLP5751(D4,E) from Toshiba Electronic Devices & Storage Corporation is a high-speed, reinforced-insulation photocoupler with integrated photo-IC output stage, designed for gate driving of power MOSFETs and IGBTs in industrial inverters and home appliance motor controls. It delivers ±1.0 A peak output current, 150 ns max propagation delay, ±35 kV/µs common-mode transient immunity, and operates across –40 °C to +110 °C with 15–30 V supply voltage.
For engineers reviewing the TLP5751(D4,E) datasheet, TLP5751(D4,E) pinout, TLP5751(D4,E) application, or TLP5751(D4,E) equivalent, this device is selected for high-noise industrial motor drives requiring rail-to-rail output, safety-certified isolation (5000 Vrms), and compact SO6L packaging - critical for space-constrained induction cooktop and air conditioner inverter designs.
Technical Context
The TLP5751(D4,E) integrates an infrared LED input stage with a monolithic high-gain photodetector and totem-pole buffer output, enabling direct drive of power semiconductor gates without external amplification. Its internal Faraday shield ensures robust noise rejection in high-dV/dt environments typical of switching power stages.
This variant includes the D4 option per EN IEC 60747-5-5, certifying compliance with reinforced insulation requirements for functional safety applications. The device requires a 1 µF bypass capacitor between VCC (Pin 6) and GND (Pin 4) to stabilize high-gain operation and prevent oscillation under fast transients.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Voltage | 5000 Vrms min - meets reinforced insulation requirements per UL 1577, VDE EN IEC 60747-5-5 (D4 option) |
| Output Peak Current | ±1.0 A max - directly drives gate capacitance of medium-power MOSFETs/IGBTs without external buffers |
| Propagation Delay | 150 ns max - enables high-frequency PWM control up to 50 kHz with tight timing margins |
| Common-Mode Transient Immunity | ±35 kV/µs min - maintains signal integrity during rapid bus voltage transitions in inverter half-bridges |
| Supply Voltage Range | 15–30 V - compatible with standard industrial gate driver supply rails and supports UVLO protection |
| Operating Temperature | –40 °C to +110 °C - suitable for sealed, thermally demanding environments like induction cooktop control boards |
| Package | SO6L (TOSHIBA 11-4N1A) - 50% smaller footprint than legacy 8-pin DIP, enabling higher board density |
Pinout & Package
Package: SO6L (TOSHIBA 11-4N1A), surface-mount, 6-pin, creepage/clearance ≥8.0 mm, isolation thickness ≥0.4 mm, height ≤2.3 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: Anode | LED input anode | Connects to microcontroller GPIO or driver IC output via current-limiting resistor (IF = 6–15 mA) |
| 2: N.C. | No connection | Internally unconnected; must remain floating - no PCB trace or pad required |
| 3: Cathode | LED input cathode | Reference return path for input LED; ties to system ground or logic low |
| 4: GND | Output stage ground | Return path for output current; requires 1 µF ceramic bypass capacitor to Pin 6 (VCC) |
| 5: VO | Buffer output | Rail-to-rail totem-pole output; drives gate of N-channel MOSFET or IGBT emitter |
| 6: VCC | Output stage supply | 15–30 V supply input; must be decoupled to Pin 4 with 1 µF capacitor within 1 cm |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail totem-pole output | Enables full-swing gate drive (0 V to VCC) without level-shifting, improving turn-on/turn-off speed and reducing shoot-through risk |
| Internal Faraday shield | Guarantees ±35 kV/µs CMTI - critical for stable operation in high-side gate drivers exposed to fast dV/dt noise |
| Reinforced insulation (D4 option) | Qualified to EN IEC 60747-5-5 - eliminates need for additional isolation components in safety-critical inverter designs |
| UVLO protection | Integrated undervoltage lockout triggers at VUVLO+ ≈ 12.1 V and releases at VUVLO− ≈ 11.1 V - prevents erratic output during brown-out conditions |
| Compact SO6L package | Reduces mounting area by 50% vs. 8-pin DIP - saves PCB real estate in densely packed appliance control modules |
Applications
| Induction Cooktop Control | Industrial Inverter Drive |
|---|---|
|
Use Scenario: Isolated gate drive for half-bridge IGBTs controlling high-frequency resonant heating coils. IC Role / Device Role / Timing Role: Signal isolator and gate driver delivering precise, noise-immune PWM edges to power stage. Use Value: ±35 kV/µs CMTI prevents false triggering during coil current zero-crossing transients, ensuring thermal stability and EMI compliance. |
Use Scenario: High-side and low-side gate driving in 3-phase VFDs for pumps, compressors, and conveyors. IC Role / Device Role / Timing Role: Reinforced-isolation interface between MCU and power stage, supporting 50 kHz PWM with <150 ns delay matching. Use Value: 5000 Vrms isolation and D4 certification enable single-component safety compliance, reducing BOM count and validation effort. |
| Air Conditioner Inverter | MOSFET Gate Driver Module |
|
Use Scenario: Compact, thermally efficient gate drive for DC-link inverter in variable-speed compressor systems. IC Role / Device Role / Timing Role: Isolated logic-level translator converting MCU PWM to high-current gate pulses for Si IGBTs. Use Value: –40 °C to +110 °C operating range accommodates sealed outdoor unit environments without derating. |
Use Scenario: Direct replacement for discrete optocoupler + external transistor gate driver circuits in motor control PCBs. IC Role / Device Role / Timing Role: Integrated photo-IC output stage eliminating external buffer transistors and associated layout complexity. Use Value: ±1.0 A peak output current allows driving >10 nF gate capacitance at 20 ns rise/fall times, reducing total gate charge time. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar photocoupler-based gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ACPL-332J-000E | SO-6 package, ±2.5 A output, 100 ns max tpHL, but only basic insulation (3750 Vrms), no D4 certification | Lacks reinforced insulation - requires external isolation barriers or dual-channel design for safety-critical inverters | Select when higher peak current is needed and safety certification is handled at system level |
| SI8261AD-D-IS | Digital isolator (SiO₂-based), 4 A output, 50 ns propagation delay, 5 kVrms reinforced isolation, but requires external gate resistor and level shift | No integrated LED driver - needs separate current source; higher cost and component count for simple gate drive | Select for ultra-fast timing-critical designs where 50 ns delay outweighs integration benefits |
Compared with ACPL-332J-000E and SI8261AD-D-IS, the TLP5751(D4,E) uniquely combines D4-certified reinforced insulation, rail-to-rail totem-pole output, and SO6L compactness - making it optimal for cost-sensitive, space-constrained, and safety-regulated inverter gate drive where simplicity and certification readiness are prioritized.
Availability
TLP5751(D4,E) is available at Aetrix Electronics and suitable for induction cooktop control, industrial inverter drives, and air conditioner inverter applications requiring stable component supply, long-term lifecycle support, and certified reinforced isolation.
Supply support for TLP5751(D4,E) includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation designs high-reliability semiconductor components for industrial, automotive, and consumer power systems, with emphasis on safety, efficiency, and miniaturization.
The TLP5751 series belongs to Toshiba's high-speed photocoupler product line, engineered specifically for isolated gate driving in noise-prone inverter applications - balancing performance, safety certification, and board-space efficiency.
FAQ
What safety certifications apply to the TLP5751(D4,E)?
The TLP5751(D4,E) carries the D4 option per EN IEC 60747-5-5, confirming reinforced insulation qualification. It is also UL-recognized (UL 1577, File No. E67349), cUL-recognized (CSA 5A File No. E67349), and CQC-approved (GB4943.1). These certifications validate its use in safety-critical applications such as industrial inverters and home appliance motor drives without requiring additional isolation components.
Why is a 1 µF capacitor required between Pin 6 (VCC) and Pin 4 (GND) for the TLP5751(D4,E)?
A 1 µF ceramic capacitor must be placed between Pin 6 (VCC) and Pin 4 (GND) within 1 cm to stabilize the internal high-gain amplifier and suppress oscillation during fast switching transients. Without this capacitor, the TLP5751(D4,E) may exhibit erratic output behavior or fail to switch reliably - especially under high common-mode noise or rapid load changes in inverter gate drive applications.
Can the TLP5751(D4,E) drive both MOSFETs and IGBTs directly?
Yes, the TLP5751(D4,E) can directly drive both MOSFETs and IGBTs thanks to its ±1.0 A peak output current and rail-to-rail totem-pole output stage. Its 15–30 V supply range aligns with standard gate driver voltages, and its 150 ns max propagation delay supports PWM frequencies up to 50 kHz - making it suitable for medium-power switching devices in induction cooktops, HVAC inverters, and industrial motor drives.
What is the purpose of Pin 2 (N.C.) on the TLP5751(D4,E)?
Pin 2 on the TLP5751(D4,E) is a no-connect (N.C.) terminal - internally unconnected and electrically isolated from all other pins. It must remain floating on the PCB: no trace, pad, or solder connection should be made. This pin exists for mechanical symmetry and package compatibility but contributes no electrical function in the TLP5751(D4,E) circuit operation.
How does the TLP5751(D4,E) handle undervoltage conditions?
The TLP5751(D4,E) incorporates integrated undervoltage lockout (UVLO) that disables the output when VCC drops below ~11.1 V (VUVLO−) and re-enables it above ~12.1 V (VUVLO+). This hysteresis prevents unstable or partial gate drive during power-up, brown-out, or supply sag - ensuring clean, deterministic switching behavior and protecting downstream power devices from partial conduction in systems using the TLP5751(D4,E).
TLP5751(D4,E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- -
- Package/Case:
- 6-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- Optical Coupling
- Number of Channels:
- 1
- Voltage - Isolation:
- 5000Vrms
- Common Mode Transient Immunity (Min):
- 35kV/µs
- Propagation Delay tpLH / tpHL (Max):
- 150ns, 150ns
- Pulse Width Distortion (Max):
- 50ns
- Rise / Fall Time (Typ):
- 15ns, 8ns
- Current - Output High, Low:
- 1A, 1A
- Current - Peak Output:
- 1A
- Voltage - Forward (Vf) (Typ):
- 1.55V
- Current - DC Forward (If) (Max):
- 20 mA
- Voltage - Output Supply:
- 15V ~ 30V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 110°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-SO
- Approval Agency:
- CQC, CSA, cUL, UL, VDE
TLP5751(D4,E FAQ
1.How can I place an order for TLP5751(D4,E through Aetrix?
Please submit a Request for Quotation (RFQ) for TLP5751(D4,E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLP5751(D4,E reliable?
The price and inventory of TLP5751(D4,E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLP5751(D4,E is usually 5 days.
3.What payment methods are accepted for TLP5751(D4,E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLP5751(D4,E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLP5751(D4,E?
TLP5751(D4,E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLP5751(D4,E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLP5751(D4,E?
For technical support, including TLP5751(D4,E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLP5751(D4,E requirements.
6.How does Aetrix verify that TLP5751(D4,E is sourced from the original manufacturer or authorized distributors?
All TLP5751(D4,E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLP5751(D4,E meets industry standards.
7.What is the process for return or replacement of TLP5751(D4,E?
All TLP5751(D4,E units undergo pre-shipment inspection (PSI). If there is an issue with TLP5751(D4,E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLP5751(D4,E part is unused and in its original packaging.
Return procedure for TLP5751(D4,E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLP5751(D4,E Tags
-
TLP152(TPL,E
Toshiba Semiconductor and Storage

-
HT0740LG-G
Microchip Technology

-
FOD8314TR2
onsemi

-
1EDI60N12AFXUMA1
Infineon Technologies

-
1EDB7275FXUMA1
Infineon Technologies

-
UCC5350MCDR
Texas Instruments

-
2EDB7259KXUMA1
Infineon Technologies

-
UCC5304DWVR
Texas Instruments

-
SI8261BBC-C-ISR
Skyworks Solutions Inc.

-
HT0440LG-G
Microchip Technology

-
HCPL-0302-500E
Broadcom Limited

-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
