Toshiba Semiconductor and Storage TLP5751(TP,E
- Part No.:
- TLP5751(TP,E
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- Isolators - Gate Drivers
- Package:
- 6-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
TLP5751(TP,E.pdf
- Description:
- OPTOISO 5KV 1CH GATE DVR 6SO
- Quantity:
- Payment:

- Shipping:

Inventory:3,675
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLP5751(TP,E) from Toshiba Electronic Devices & Storage Corporation is a high-speed, rail-to-rail output photocoupler with integrated photodetector and infrared LED in a 6-pin SO6L package. It delivers ±1.0 A peak output current, 150 ns max propagation delay, and ±35 kV/µs common-mode transient immunity, enabling robust gate driving for IGBTs and MOSFETs in induction cooktops and industrial inverters.
For engineers reviewing the TLP5751(TP,E) datasheet, TLP5751(TP,E) pinout, TLP5751(TP,E) application, or TLP5751(TP,E) equivalent, key selection criteria include reinforced insulation (5000 Vrms), totem-pole buffer logic, UVLO protection, and compatibility with 15–30 V supply rails in high-noise motor control environments.
Technical Context
The TLP5751(TP,E) integrates an infrared LED coupled to a high-gain, high-speed photo IC with internal Faraday shielding-ensuring ±35 kV/µs CMTI and stable switching under fast dv/dt transients. Its totem-pole output stage supports rail-to-rail voltage swing (VOH ≥ 14.7 V, VOL ≤ 0.2 V at VCC = 30 V), eliminating external pull-up/pull-down components.
It operates across –40 °C to +110 °C with UVLO thresholds at 12.1 V (rising) and 11.1 V (falling), and requires a mandatory 1 µF ceramic bypass capacitor between VCC (Pin 6) and GND (Pin 4) within 1 cm for stable high-gain amplifier operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Voltage | 5000 Vrms min - meets reinforced insulation requirements per UL 1577, EN IEC 60747-5-5, and GB4943.1. |
| Output Peak Current | ±1.0 A max - drives IGBT/MOSFET gates directly without external buffers in high-power inverters. |
| Propagation Delay | 150 ns max - enables precise timing control up to 50 kHz switching frequency in air conditioner inverters. |
| CMTI | ±35 kV/µs min - suppresses false triggering during high dv/dt noise in industrial motor drives. |
| Supply Voltage Range | 15–30 V - compatible with standard industrial DC bus rails and supports UVLO for fault-safe shutdown. |
| Operating Temperature | –40 °C to +110 °C - qualified for under-hood and enclosed appliance environments without derating. |
| Threshold Input Current | 4 mA max - ensures reliable turn-on with low-power MCU GPIO or isolated PWM controllers. |
Pinout & Package
Package: 6-pin SO6L (Toshiba package code 11-4N1A), surface-mount, creepage/clearance ≥8.0 mm, isolation thickness ≥0.4 mm, height ≤2.3 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: Anode | LED input anode | Connects to current-limited driver (e.g., MCU GPIO via series resistor); IF(ON) = 6–15 mA typical. |
| 2: N.C. | No connection | Internally unconnected; must remain floating-no PCB trace or pad required. |
| 3: Cathode | LED input cathode | Return path for LED forward current; ties to system ground or driver low-side switch. |
| 4: GND | Detector ground reference | Reference for internal amplifier and UVLO circuit; must connect to local power ground near bypass capacitor. |
| 5: VO (Output) | Buffered output terminal | Rail-to-rail totem-pole output; sinks or sources up to ±1.0 A to drive gate capacitance directly. |
| 6: VCC | Detector supply rail | 15–30 V input; requires 1 µF ceramic bypass capacitor to Pin 4 for stability and noise immunity. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail totem-pole output | Eliminates need for external pull resistors and improves rise/fall time symmetry in gate drive circuits. |
| Integrated Faraday shield | Guarantees ±35 kV/µs CMTI-critical for noise immunity in 600 V+ inverter half-bridges. |
| UVLO with hysteresis | 12.1 V (rising) / 11.1 V (falling) thresholds prevent oscillation during brown-out conditions. |
| Reinforced insulation | 5000 Vrms isolation and 8.0 mm creepage meet IEC 62368-1 and EN 60747-5-5 for safety-critical systems. |
| Compact SO6L footprint | 50 % smaller than legacy 8-pin DIP-reduces PCB area by >30 mm² in space-constrained home appliance designs. |
Applications
| Induction Cooktop Control | Industrial Inverter Drive |
|---|---|
|
Use Scenario: Isolated gate drive for 1200 V IGBT half-bridge in resonant heating circuits with rapid thermal cycling. IC Role / Device Role / Timing Role: High-CMTI signal isolator translating PWM from MCU to power stage while rejecting EMI from coil switching. Use Value: Prevents shoot-through failures during 10 kV/µs transients; rail-to-rail output ensures full gate voltage swing for low RDS(on) conduction. |
Use Scenario: Motor phase-leg gate driving in 3-phase VFDs operating in factory automation environments with variable line impedance. IC Role / Device Role / Timing Role: Reinforced-isolation gate driver interface between controller ASIC and high-side/lower-side power modules. Use Value: Enables 50 kHz switching with <150 ns delay matching across channels; UVLO protects IGBTs during undervoltage faults. |
| Air Conditioner Inverter | MOSFET Gate Driving |
|
Use Scenario: Compressor PFC and inverter stage control in split-system AC units exposed to outdoor temperature extremes. IC Role / Device Role / Timing Role: Isolated level shifter and driver for SiC MOSFETs in bidirectional PFC converters. Use Value: –40 °C to +110 °C rating ensures startup reliability in cold climates; compact SO6L eases thermal management in sealed enclosures. |
Use Scenario: High-frequency synchronous rectification in DC-DC converters using discrete N-channel MOSFETs. IC Role / Device Role / Timing Role: Low-propagation-delay isolator delivering precise gate timing for zero-voltage switching topologies. Use Value: 150 ns max delay and <80 ns pulse width distortion maintain tight dead-time control, reducing conduction losses. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar photocoupler-based gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ACPL-332J-500E | SO-6 package, ±0.6 A output, 200 ns max tpHL/tpLH, 3750 Vrms isolation | Limited to 600 V systems; lacks UVLO and rail-to-rail output | Lower-cost option where CMTI >±25 kV/µs and 5000 Vrms isolation are not required. |
| SI8261BBC-C-ISR | Si-based digital isolator, 4 A peak output, 5000 Vrms, 60 ns propagation delay | No internal LED; requires external driver; higher supply current (5.5 mA) | Better for ultra-high-speed (>100 kHz) or high-output-current designs where LED aging is a concern. |
Compared with ACPL-332J-500E and SI8261BBC-C-ISR, the TLP5751(TP,E) uniquely combines reinforced insulation, integrated UVLO, rail-to-rail drive, and industry-proven LED/photodiode coupling-making it optimal for cost-sensitive, thermally demanding inverter gate drive where long-term reliability under thermal cycling is critical.
Availability
TLP5751(TP,E) is available at Aetrix Electronics and suitable for induction cooktops, industrial inverters, and air conditioner inverters requiring stable component supply, long-lifecycle support, and certified reinforced insulation.
Supply support for TLP5751(TP,E) includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation designs high-reliability semiconductor components for industrial, automotive, and consumer power systems, with global manufacturing and quality certification to ISO 9001 and IATF 16949.
The TLP5751(TP,E) belongs to Toshiba's high-speed photocoupler product line, engineered specifically for noise-immune gate driving in high-voltage inverters and home appliances where safety certification and thermal robustness are mandatory.
FAQ
What is the maximum recommended operating temperature for the TLP5751(TP,E)?
The TLP5751(TP,E) is rated for continuous operation from –40 °C to +110 °C. This range is validated per its absolute maximum ratings and electrical characteristics tables, supporting use in sealed induction cooktop enclosures and outdoor-rated HVAC inverters without thermal derating. The device maintains specified propagation delay, output current, and CMTI performance across this full range, as confirmed in Section 12 of the Toshiba datasheet Rev.11.0.
Does the TLP5751(TP,E) require an external bypass capacitor, and if so, what value and placement?
Yes-the TLP5751(TP,E) requires a 1 µF ceramic capacitor connected between Pin 6 (VCC) and Pin 4 (GND). Per Section 6 and Note in Section 9 of the datasheet, this capacitor must be placed within 1 cm of those pins to stabilize the internal high-gain amplifier and prevent improper switching. Failure to install it may cause erratic output behavior or latch-up under load.
What safety certifications does the TLP5751(TP,E) hold, and are they applicable to the exact part number?
The TLP5751(TP,E) is UL-recognized (UL 1577, File No. E67349), cUL-recognized (CSA 5A File No. E67349), VDE-approved (EN IEC 60747-5-5 and EN IEC 62368-1), and CQC-approved (GB4943.1). These certifications apply to the base TLP5751 family; the (TP,E) variant uses the same die and SO6L package as the certified type, and Toshiba confirms equivalency in Section 17 of the datasheet.
Can the TLP5751(TP,E) drive both IGBTs and MOSFETs directly, and what is the peak output capability?
Yes-the TLP5751(TP,E) provides ±1.0 A peak output current (Section 3, Feature #2), sufficient to directly drive the gate of medium-power IGBTs (e.g., 50 A/600 V) and N-channel MOSFETs (e.g., 100 A/100 V) without external buffers. Its rail-to-rail output ensures full VCC-level gate voltage swing, minimizing conduction losses and improving switching efficiency in inverter half-bridges.
What is the function of Pin 2 (N.C.) on the TLP5751(TP,E), and how should it be handled on the PCB?
Pin 2 is a no-connect terminal-internally unconnected and electrically isolated from all other circuitry. Per Section 5 (Pin Assignment) of the datasheet, it must remain floating: no PCB trace, solder mask opening, or copper pour should contact it. Leaving it unconnected avoids parasitic coupling and ensures compliance with the device's certified creepage and clearance distances.
TLP5751(TP,E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- -
- Package/Case:
- 6-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Optical Coupling
- Number of Channels:
- 1
- Voltage - Isolation:
- 5000Vrms
- Common Mode Transient Immunity (Min):
- 35kV/µs
- Propagation Delay tpLH / tpHL (Max):
- 150ns, 150ns
- Pulse Width Distortion (Max):
- 50ns
- Rise / Fall Time (Typ):
- 15ns, 8ns
- Current - Output High, Low:
- 1A, 1A
- Current - Peak Output:
- 1A
- Voltage - Forward (Vf) (Typ):
- 1.55V
- Current - DC Forward (If) (Max):
- 20 mA
- Voltage - Output Supply:
- 15V ~ 30V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 110°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-SO
- Approval Agency:
- CQC, CSA, cUL, UL
TLP5751(TP,E FAQ
1.How can I place an order for TLP5751(TP,E through Aetrix?
Please submit a Request for Quotation (RFQ) for TLP5751(TP,E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLP5751(TP,E reliable?
The price and inventory of TLP5751(TP,E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLP5751(TP,E is usually 5 days.
3.What payment methods are accepted for TLP5751(TP,E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLP5751(TP,E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLP5751(TP,E?
TLP5751(TP,E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLP5751(TP,E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLP5751(TP,E?
For technical support, including TLP5751(TP,E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLP5751(TP,E requirements.
6.How does Aetrix verify that TLP5751(TP,E is sourced from the original manufacturer or authorized distributors?
All TLP5751(TP,E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLP5751(TP,E meets industry standards.
7.What is the process for return or replacement of TLP5751(TP,E?
All TLP5751(TP,E units undergo pre-shipment inspection (PSI). If there is an issue with TLP5751(TP,E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLP5751(TP,E part is unused and in its original packaging.
Return procedure for TLP5751(TP,E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLP5751(TP,E Tags
-
TLP152(TPL,E
Toshiba Semiconductor and Storage

-
HT0740LG-G
Microchip Technology

-
FOD8314TR2
onsemi

-
1EDI60N12AFXUMA1
Infineon Technologies

-
1EDB7275FXUMA1
Infineon Technologies

-
UCC5350MCDR
Texas Instruments

-
2EDB7259KXUMA1
Infineon Technologies

-
UCC5304DWVR
Texas Instruments

-
SI8261BBC-C-ISR
Skyworks Solutions Inc.

-
HT0440LG-G
Microchip Technology

-
HCPL-0302-500E
Broadcom Limited

-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
