Toshiba Semiconductor and Storage TLP5754H(D4LF4,E
- Part No.:
- TLP5754H(D4LF4,E
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- Isolators - Gate Drivers
- Package:
- 6-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
TLP5754H(D4LF4,E.pdf
- Description:
- OPTOISO 5KV 1CH GATE DVR 6SO
- Quantity:
- Payment:

- Shipping:

Inventory:125
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLP5754H(D4LF4,E) from Toshiba Electronic Devices & Storage Corporation is a high-speed, reinforced-insulation photocoupler with integrated photo-IC output stage, designed for gate driving of power MOSFETs and IGBTs in industrial inverters and home appliance motor controls. It delivers ±4.0 A peak output current, 150 ns max propagation delay, ±35 kV/µs common-mode transient immunity, and operates across –40 °C to +125 °C with 15–30 V supply voltage.
For engineers reviewing the TLP5754H(D4LF4,E) datasheet, TLP5754H(D4LF4,E) pinout, TLP5754H(D4LF4,E) application, or TLP5754H(D4LF4,E) equivalent, this device is selected for high-reliability isolated gate drive where rail-to-rail output, UVLO protection, and VDE-certified reinforced insulation (EN IEC 60747-5-5) are required in compact SO6L packaging.
Technical Context
The TLP5754H(D4LF4,E) integrates an infrared LED input stage with a monolithic photo-IC detector featuring totem-pole (buffer logic) output architecture. Its internal Faraday shield ensures guaranteed ±35 kV/µs CMTI performance, while the rail-to-rail output enables direct interfacing with power device gates without external level-shifting.
This variant includes the D4 option - certified to EN IEC 60747-5-5 for reinforced insulation - and LF4 lead-forming for through-hole mounting compatibility. It requires a mandatory 1 µF bypass capacitor between VCC (Pin 6) and GND (Pin 4) to stabilize high-gain amplifier operation and prevent switching instability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Voltage | 5000 Vrms min - meets reinforced insulation requirements for safety-critical AC/DC interfaces |
| Output Peak Current | ±4.0 A max - drives high-input-capacitance IGBTs/MOSFETs with fast turn-on/turn-off |
| Propagation Delay | 150 ns max - supports >50 kHz switching frequencies in inverter control loops |
| CMTI | ±35 kV/µs min - maintains signal integrity in noisy high-dV/dt environments like motor drives |
| Supply Voltage Range | 15–30 V - compatible with standard industrial gate driver supply rails |
| Operating Temperature | –40 °C to +125 °C - qualified for under-hood and inverter module mounting locations |
| Threshold Input Current | 4 mA max - ensures reliable LED turn-on with low-drive microcontrollers or PWM controllers |
| UVLO Threshold | VUVLO+ = 12.1 V, VUVLO− = 11.1 V - prevents unsafe gate drive during brown-out conditions |
Pinout & Package
Package: 6-pin SO6L (Toshiba package code 11-4N101A), surface-mount with LF4 wide-forming leads for through-hole compatibility; creepage/clearance ≥ 8.0 mm, isolation thickness ≥ 0.4 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: Anode | LED input anode | Connects to current-limited microcontroller or PWM output; requires series resistor for IF = 6–11 mA |
| 2: N.C. | No connection | Internally unconnected; must remain floating - no routing or soldering allowed |
| 3: Cathode | LED input cathode | Reference return path for LED forward current; ties to system ground or controller low-side |
| 4: GND | Output stage ground | Return node for output current and bypass capacitor; must be low-inductance path to minimize noise |
| 5: VO | Output driver terminal | Rail-to-rail totem-pole output; directly connects to gate of power MOSFET/IGBT |
| 6: VCC | Output stage supply | Power input for photo-IC; requires 1 µF ceramic capacitor placed ≤1 cm from Pin 6 and Pin 4 |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail totem-pole output | Enables full-swing gate drive without external pull-up/pull-down resistors or level shifters |
| Integrated Faraday shield | Guarantees ±35 kV/µs CMTI - eliminates need for external noise suppression in high-dV/dt systems |
| VDE-certified reinforced insulation (D4 option) | Meets EN IEC 60747-5-5 - allows single-component isolation barrier in safety-critical designs |
| UVLO with hysteresis | 12.1 V turn-on / 11.1 V turn-off - prevents erratic gate switching during supply sag or startup |
| Compact SO6L footprint | 50 % smaller than legacy 8-pin DIP - reduces PCB area in space-constrained inverter modules |
| High-temperature operation | Rated to +125 °C junction - supports placement near power semiconductors without derating |
Applications
| Industrial Inverters | MOSFET Gate Drivers |
|---|---|
|
Use Scenario: Isolated gate drive in 3-phase VFDs for pumps, fans, and compressors operating at 400–690 VAC bus voltages. IC Role / Device Role / Timing Role: Primary isolation interface between MCU PWM outputs and high-side/lower-side power switches; provides timing-critical edge-aligned gate signals. Use Value: ±35 kV/µs CMTI prevents false triggering during IGBT commutation transients, enabling stable 15–20 kHz switching without desaturation protection overhead. |
Use Scenario: High-current gate drive for 650 V SiC MOSFETs in server PSU half-bridge topologies. IC Role / Device Role / Timing Role: Signal-isolated gate driver with rail-to-rail output; delivers ±4.0 A peak current to charge/discharge gate capacitance rapidly. Use Value: 150 ns max propagation delay ensures tight dead-time control and minimizes shoot-through risk in high-frequency synchronous rectification. |
| Induction Cooktops | Air Conditioner Inverters |
|
Use Scenario: Isolated control of resonant half-bridge IGBTs in domestic induction heating units with variable frequency operation (20–50 kHz). IC Role / Device Role / Timing Role: Safety-isolated gate driver providing galvanic separation between user-interface MCU and mains-referenced power stage. Use Value: 5000 Vrms isolation and EN IEC 60747-5-5 certification satisfy IEC 60335-1 household appliance safety requirements without additional isolation components. |
Use Scenario: Outdoor unit inverter control in split-system air conditioners with ambient temperature cycling from –25 °C to +60 °C. IC Role / Device Role / Timing Role: Temperature-resilient gate driver for compressor PMSM motor control, operating continuously at junction temperatures up to +125 °C. Use Value: Full –40 °C to +125 °C specification eliminates thermal derating and enables direct mounting on heatsink-integrated inverter boards. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLP5754H(TP4,E) | No D4 VDE certification; same SO6L package, LF4 lead form, and electrical specs | Not suitable for designs requiring EN IEC 60747-5-5 compliance (e.g., EU medical or industrial safety certification) | Select when cost-sensitive industrial applications do not mandate VDE-reinforced insulation |
| SI8261AD-D-IS | Silicon Labs capacitive isolator; 4 A peak output, but 2.5 kVrms isolation and different pinout (8-pin SOIC) | Lacks reinforced insulation rating; requires external level-shifting for 30 V gate drive; higher layout complexity | Choose only if migrating from optocoupler-based design to digital isolator architecture with separate gate driver IC |
Compared with TLP5754H(D4LF4,E), the TLP5754H(TP4,E) offers identical performance without VDE certification, while the SI8261AD-D-IS trades isolation robustness and integration for higher data rate flexibility - neither is pin-compatible, and both require PCB redesign.
Availability
TLP5754H(D4LF4,E) is available at Aetrix Electronics and suitable for industrial inverters, induction cooktops, and air conditioner inverter modules requiring stable component supply with long-term lifecycle assurance and traceable sourcing.
Supply support for TLP5754H(D4LF4,E) includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation designs and manufactures high-reliability semiconductor components for industrial, automotive, and consumer applications, with core expertise in power devices, logic ICs, and optoelectronics.
The TLP5754H series belongs to Toshiba's high-speed photocoupler product line, engineered specifically for robust isolated gate driving in high-noise, high-voltage power conversion systems where safety certification and thermal resilience are critical.
FAQ
What is the isolation rating and safety certification status of the TLP5754H(D4LF4,E)?
The TLP5754H(D4LF4,E) provides 5000 Vrms minimum isolation voltage and is certified to EN IEC 60747-5-5 for reinforced insulation under the D4 option. It also carries UL 1577 (File E67349), cUL CSA Component Acceptance (File E67349), and CQC GB4943.1 approvals. These certifications validate its use in safety-critical barrier applications without additional isolation components.
Does the TLP5754H(D4LF4,E) require an external bypass capacitor, and where must it be placed?
Yes, the TLP5754H(D4LF4,E) requires a 1 µF ceramic bypass capacitor connected between Pin 6 (VCC) and Pin 4 (GND). Toshiba specifies that this capacitor must be placed within 1 cm of both pins to stabilize the internal high-gain amplifier and prevent oscillation or improper switching behavior - omission or poor placement risks functional failure.
What is the meaning of "LF4" in the TLP5754H(D4LF4,E) part number?
The "LF4" suffix in TLP5754H(D4LF4,E) denotes the lead-forming option: wide-forming leads compatible with through-hole mounting while retaining the SO6L package outline. This allows manual or wave-solder assembly in legacy production lines without requiring SMT reflow infrastructure - the device remains functionally identical to surface-mount variants.
Can the TLP5754H(D4LF4,E) drive both high-side and low-side IGBTs directly?
Yes, the TLP5754H(D4LF4,E) features rail-to-rail totem-pole output capable of sourcing and sinking ±4.0 A peak current, enabling direct gate drive of both high-side and low-side IGBTs or MOSFETs. Its output voltage swing spans from near-GND to near-VCC (up to 30 V), eliminating the need for external pull-up resistors or discrete driver stages in most configurations.
How does the UVLO function protect the TLP5754H(D4LF4,E) output stage?
The TLP5754H(D4LF4,E) incorporates under-voltage lockout (UVLO) with 12.1 V turn-on threshold and 11.1 V turn-off hysteresis. When VCC drops below 11.1 V, the output is forced low to prevent partial or weak gate drive that could cause power device overheating or shoot-through. This ensures safe operation during power-up, brown-out, or supply fault conditions.
TLP5754H(D4LF4,E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- -
- Package/Case:
- 6-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- Optical Coupling
- Number of Channels:
- 1
- Voltage - Isolation:
- 5000Vrms
- Common Mode Transient Immunity (Min):
- 35kV/µs
- Propagation Delay tpLH / tpHL (Max):
- 150ns, 150ns
- Pulse Width Distortion (Max):
- 50ns
- Rise / Fall Time (Typ):
- 15ns, 8ns
- Current - Output High, Low:
- 4A, 4A
- Current - Peak Output:
- 4A
- Voltage - Forward (Vf) (Typ):
- 1.55V
- Current - DC Forward (If) (Max):
- 20 mA
- Voltage - Output Supply:
- 15V ~ 30V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-SO
- Approval Agency:
- CQC, CSA, cUL, UL, VDE
TLP5754H(D4LF4,E FAQ
1.How can I place an order for TLP5754H(D4LF4,E through Aetrix?
Please submit a Request for Quotation (RFQ) for TLP5754H(D4LF4,E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLP5754H(D4LF4,E reliable?
The price and inventory of TLP5754H(D4LF4,E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLP5754H(D4LF4,E is usually 5 days.
3.What payment methods are accepted for TLP5754H(D4LF4,E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLP5754H(D4LF4,E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLP5754H(D4LF4,E?
TLP5754H(D4LF4,E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLP5754H(D4LF4,E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLP5754H(D4LF4,E?
For technical support, including TLP5754H(D4LF4,E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLP5754H(D4LF4,E requirements.
6.How does Aetrix verify that TLP5754H(D4LF4,E is sourced from the original manufacturer or authorized distributors?
All TLP5754H(D4LF4,E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLP5754H(D4LF4,E meets industry standards.
7.What is the process for return or replacement of TLP5754H(D4LF4,E?
All TLP5754H(D4LF4,E units undergo pre-shipment inspection (PSI). If there is an issue with TLP5754H(D4LF4,E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLP5754H(D4LF4,E part is unused and in its original packaging.
Return procedure for TLP5754H(D4LF4,E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLP5754H(D4LF4,E Tags
-
TLP152(TPL,E
Toshiba Semiconductor and Storage

-
HT0740LG-G
Microchip Technology

-
FOD8314TR2
onsemi

-
1EDI60N12AFXUMA1
Infineon Technologies

-
1EDB7275FXUMA1
Infineon Technologies

-
UCC5350MCDR
Texas Instruments

-
2EDB7259KXUMA1
Infineon Technologies

-
UCC5304DWVR
Texas Instruments

-
SI8261BBC-C-ISR
Skyworks Solutions Inc.

-
HT0440LG-G
Microchip Technology

-
HCPL-0302-500E
Broadcom Limited

-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
