Toshiba Semiconductor and Storage TLP5754(TP4,E
- Part No.:
- TLP5754(TP4,E
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- Isolators - Gate Drivers
- Package:
- 6-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
TLP5754(TP4,E.pdf
- Description:
- OPTOISO 5KV 1CH GATE DVR 6SO
- Quantity:
- Payment:

- Shipping:

Inventory:3,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLP5754(TP4,E) from Toshiba Electronic Devices & Storage Corporation is a high-speed, reinforced-insulation photocoupler with integrated photo-IC output stage, designed for gate driving of power MOSFETs and IGBTs in industrial inverters and home appliance motor controls. It delivers ±4.0 A peak output current, 150 ns max propagation delay, ±35 kV/µs common-mode transient immunity, and operates across –40 °C to +110 °C with 15–30 V supply voltage.
For engineers reviewing the TLP5754(TP4,E) datasheet, TLP5754(TP4,E) pinout, TLP5754(TP4,E) application, or TLP5754(TP4,E) equivalent, this page provides verified technical context, real-world design implications of isolation rating (5000 Vrms), rail-to-rail output behavior, UVLO protection, and safety-certified operation per UL 1577, cUL, VDE EN IEC 60747-5-5, and CQC GB4943.1.
Technical Context
The TLP5754(TP4,E) integrates an infrared LED input stage with a monolithic high-gain photodetector and totem-pole buffer output, enabling direct drive of power device gates without external amplification. Its internal Faraday shield ensures guaranteed ±35 kV/µs CMTI - critical for noise-immune switching in high-dV/dt inverter legs.
This device implements UVLO with 12.1 V turn-on and 11.1 V turn-off thresholds (1.0 V hysteresis), preventing erroneous output during brown-out conditions. The rail-to-rail output swing (VOH ≥ 14.7 V, VOL ≤ 0.2 V at VCC = 30 V) supports robust logic-level compatibility with gate drivers requiring full supply rail utilization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Voltage | 5000 Vrms min - certified reinforced insulation for mains-connected systems per UL/cUL/VDE/CQC standards. |
| Output Peak Current | ±4.0 A max - enables direct gate drive of medium-power MOSFETs/IGBTs without external buffers. |
| Propagation Delay | tpHL/tpLH ≤ 150 ns - supports >50 kHz PWM switching with tight timing control in inverter applications. |
| CMTI | ±35 kV/µs min - suppresses false triggering in high-noise motor drive environments with fast dV/dt transients. |
| Supply Voltage Range | 15–30 V - compatible with standard industrial gate driver supply rails; includes built-in UVLO protection. |
| Operating Temperature | –40 °C to +110 °C - qualified for under-hood and enclosed inverter module use without derating. |
| Threshold Input Current | ≤4 mA max - low LED drive requirement reduces MCU GPIO loading and enables efficient optocoupler interface. |
Pinout & Package
Package: 6-pin SO6L (Toshiba package code 11-4N1A), surface-mount, creepage/clearance ≥8.0 mm, isolation thickness ≥0.4 mm, height ≤2.3 mm, weight 0.126 g (typ.).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: Anode | LED anode input | Connects to current-limited MCU or logic source; requires series resistor for IF = 6–15 mA operation. |
| 2: N.C. | No connection | Internally unconnected; must remain floating - no PCB trace or pad tie required. |
| 3: Cathode | LED cathode return | Completes LED forward path; ties to ground or logic low reference on input side. |
| 4: GND | Output stage ground | Reference for output logic levels and UVLO detection; requires 1 µF ceramic bypass capacitor to pin 6. |
| 5: VO | Buffer output | Rail-to-rail totem-pole output; drives gate directly - VO = VCC when high, VO ≈ 0 V when low. |
| 6: VCC | Output stage supply | Power input for photodetector and buffer; must be decoupled to pin 4 with 1 µF capacitor within 1 cm. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail totem-pole output | VOH ≥ 14.7 V / VOL ≤ 0.2 V at VCC = 30 V - eliminates need for level-shifting or external pull-up resistors in gate drive circuits. |
| Integrated UVLO protection | Turn-on at 12.1 V, turn-off at 11.1 V (1.0 V hysteresis) - prevents partial turn-on of power devices during supply ramp-up or sag. |
| Faraday-shielded construction | Guaranteed ±35 kV/µs CMTI - maintains signal integrity in high-dV/dt inverter half-bridges without external shielding. |
| Reinforced insulation | 5000 Vrms isolation, certified to UL 1577, VDE EN IEC 60747-5-5, CQC GB4943.1 - meets safety requirements for Class I/II equipment. |
| Compact SO6L footprint | 50 % smaller than legacy 8-pin DIP - saves PCB area in space-constrained inverter modules and induction cooktop controllers. |
Applications
| Induction Cooktop Control | Industrial Inverter Drive |
|---|---|
|
Use Scenario: Isolated gate drive for IGBT half-bridge in resonant inverter stage of induction heating system. IC Role / Device Role / Timing Role: Signal isolator and gate driver delivering precise, noise-immune PWM edge timing to power switches. Use Value: ±35 kV/µs CMTI prevents false triggering during rapid dV/dt transitions across IGBT collector-emitter, ensuring stable cooking power regulation. |
Use Scenario: High-side and low-side gate driving in three-phase VFD for HVAC compressors and pumps. IC Role / Device Role / Timing Role: Reinforced-isolation interface between MCU PWM outputs and IGBT/MOSFET gates. Use Value: 150 ns max propagation delay enables accurate dead-time control and minimizes shoot-through risk in 10–20 kHz switching applications. |
| Air Conditioner Inverter | MOSFET Gate Driver Module |
|
Use Scenario: Compact, thermally robust gate driver for outdoor unit PFC and inverter stages operating up to +110 °C ambient. IC Role / Device Role / Timing Role: Isolated logic-level translator with rail-to-rail output driving SiC MOSFET gates. Use Value: –40 °C to +110 °C operating range and 5000 Vrms isolation allow direct placement near heat-generating power modules without derating. |
Use Scenario: Standalone gate driver IC replacement in discrete MOSFET-based power supplies and DC-DC converters. IC Role / Device Role / Timing Role: High-current buffer providing ±4.0 A peak drive for fast turn-on/turn-off of low-Rds(on) MOSFETs. Use Value: Totem-pole output eliminates external gate driver ICs, reducing BOM count and layout complexity while maintaining <150 ns timing accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar photocoupler gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ACPL-332J-500E | SO-6 package, ±2.5 A peak output, 100 ns max tpHL/tpLH, 3750 Vrms isolation, no integrated UVLO. | Limited to lower-power MOSFETs; requires external UVLO circuitry for safe gate drive under brown-out. | Choose when lower peak current suffices and cost sensitivity outweighs safety certification requirements. |
| SI8261AD-D-IS | SiO₂-isolated digital driver, 4 A peak, 50 ns propagation delay, 5 kVrms, integrated Miller clamp and DESAT protection. | Higher integration (protection features), but requires dual isolated supplies and different layout practices. | Choose when advanced fault protection and faster timing are needed, accepting higher design complexity and cost. |
Compared with ACPL-332J-500E and SI8261AD-D-IS, the TLP5754(TP4,E) offers certified reinforced insulation and integrated UVLO in a compact SO6L package - making it optimal for cost-sensitive, safety-compliant industrial inverter designs where simplicity and proven reliability are prioritized over ultra-fast timing or active protection features.
Availability
TLP5754(TP4,E) is available at Aetrix Electronics and suitable for induction cooktops, air conditioner inverters, and industrial motor drives requiring stable component supply, long-term lifecycle support, and RoHS-compliant sourcing.
Supply support for TLP5754(TP4,E) includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation designs and manufactures high-reliability semiconductor components, with global leadership in optoelectronics, power devices, and storage solutions.
The TLP5754(TP4,E) belongs to Toshiba's high-speed photocoupler product line, engineered specifically for noise-immune, safety-certified gate driving in industrial and consumer inverter systems demanding reinforced insulation and robust CMTI performance.
FAQ
What is the isolation voltage rating of the TLP5754(TP4,E), and which safety standards does it meet?
The TLP5754(TP4,E) has a minimum isolation voltage rating of 5000 Vrms and is certified to UL 1577 (File No. E67349), cUL CSA Component Acceptance Service No. 5A (File No. E67349), VDE EN IEC 60747-5-5, EN IEC 62368-1, and CQC GB4943.1. These certifications confirm its suitability for reinforced insulation in mains-connected equipment such as induction cooktops and HVAC inverters.
Does the TLP5754(TP4,E) include undervoltage lockout (UVLO), and what are its threshold values?
Yes, the TLP5754(TP4,E) includes integrated UVLO with a turn-on threshold of 12.1 V (min) and turn-off threshold of 11.1 V (min), yielding 1.0 V hysteresis. This ensures the output remains disabled during insufficient VCC conditions, preventing partial turn-on of power devices - a critical safety feature in inverter gate drive applications.
What is the recommended bypass capacitor for the TLP5754(TP4,E), and where must it be placed?
A 1 µF ceramic capacitor must be connected between pin 6 (VCC) and pin 4 (GND) of the TLP5754(TP4,E). Toshiba specifies that this capacitor must be placed within 1 cm of the pins to stabilize the high-gain photodetector amplifier and prevent oscillation or improper switching behavior.
Can the TLP5754(TP4,E) drive both MOSFETs and IGBTs directly, and what is its peak output current capability?
Yes, the TLP5754(TP4,E) can directly drive both MOSFETs and IGBTs thanks to its ±4.0 A peak output current (max) and rail-to-rail totem-pole output. This eliminates the need for external gate driver buffers in medium-power applications such as air conditioner inverters and industrial motor drives.
What is the common-mode transient immunity (CMTI) specification for the TLP5754(TP4,E), and why is it important?
The TLP5754(TP4,E) guarantees a minimum common-mode transient immunity of ±35 kV/µs. This high CMTI rating is essential in inverter half-bridge configurations where rapid dV/dt transients across the power switch can couple into the gate drive path - the TLP5754(TP4,E)'s internal Faraday shield ensures reliable, noise-free switching even under harsh electrical noise conditions.
TLP5754(TP4,E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- -
- Package/Case:
- 6-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Optical Coupling
- Number of Channels:
- 1
- Voltage - Isolation:
- 5000Vrms
- Common Mode Transient Immunity (Min):
- 35kV/µs
- Propagation Delay tpLH / tpHL (Max):
- 150ns, 150ns
- Pulse Width Distortion (Max):
- 50ns
- Rise / Fall Time (Typ):
- 15ns, 8ns
- Current - Output High, Low:
- 3A, 3A
- Current - Peak Output:
- 4A
- Voltage - Forward (Vf) (Typ):
- 1.55V
- Current - DC Forward (If) (Max):
- 20 mA
- Voltage - Output Supply:
- 15V ~ 30V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 110°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-SO
- Approval Agency:
- CQC, CSA, cUL, UL, VDE
TLP5754(TP4,E FAQ
1.How can I place an order for TLP5754(TP4,E through Aetrix?
Please submit a Request for Quotation (RFQ) for TLP5754(TP4,E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLP5754(TP4,E reliable?
The price and inventory of TLP5754(TP4,E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLP5754(TP4,E is usually 5 days.
3.What payment methods are accepted for TLP5754(TP4,E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLP5754(TP4,E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLP5754(TP4,E?
TLP5754(TP4,E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLP5754(TP4,E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLP5754(TP4,E?
For technical support, including TLP5754(TP4,E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLP5754(TP4,E requirements.
6.How does Aetrix verify that TLP5754(TP4,E is sourced from the original manufacturer or authorized distributors?
All TLP5754(TP4,E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLP5754(TP4,E meets industry standards.
7.What is the process for return or replacement of TLP5754(TP4,E?
All TLP5754(TP4,E units undergo pre-shipment inspection (PSI). If there is an issue with TLP5754(TP4,E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLP5754(TP4,E part is unused and in its original packaging.
Return procedure for TLP5754(TP4,E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLP5754(TP4,E Tags
-
TLP152(TPL,E
Toshiba Semiconductor and Storage

-
HT0740LG-G
Microchip Technology

-
FOD8314TR2
onsemi

-
1EDI60N12AFXUMA1
Infineon Technologies

-
1EDB7275FXUMA1
Infineon Technologies

-
UCC5350MCDR
Texas Instruments

-
2EDB7259KXUMA1
Infineon Technologies

-
UCC5304DWVR
Texas Instruments

-
SI8261BBC-C-ISR
Skyworks Solutions Inc.

-
HT0440LG-G
Microchip Technology

-
HCPL-0302-500E
Broadcom Limited

-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
