Toshiba Semiconductor and Storage TLP5774(D4,E
- Part No.:
- TLP5774(D4,E
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- Isolators - Gate Drivers
- Package:
- 6-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
TLP5774(D4,E.pdf
- Description:
- OPTOISO 5KV 1CH GATE DVR 6SO
- Quantity:
- Payment:

- Shipping:

Inventory:120
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLP5774(D4,E) from Toshiba Electronic Devices & Storage Corporation is a reinforced-insulation photocoupler integrating an infrared LED and high-speed photo IC in a 6-pin SO6L package. It delivers ±4.0 A peak output current, 150 ns max propagation delay, ±35 kV/µs common-mode transient immunity, and operates from -40°C to +110°C with 10–30 V supply voltage-designed for gate driving in industrial inverters and compact motor drivers.
For engineers reviewing the TLP5774(D4,E) datasheet, TLP5774(D4,E) pinout, TLP5774(D4,E) application, or TLP5774(D4,E) equivalent, key selection criteria include its rail-to-rail totem-pole output, low 2 mA max threshold input current enabling direct microcontroller drive, and VDE-certified EN IEC 60747-5-5 isolation compliance for safety-critical power conversion systems.
Technical Context
The TLP5774(D4,E) uses an internal Faraday shield to achieve guaranteed ±35 kV/µs common-mode transient immunity, critical for noise-immune operation in high-dv/dt environments like IGBT/SiC gate driving. Its totem-pole (buffer logic) output stage provides rail-to-rail swing and supports ±4.0 A peak source/sink capability at up to 50 kHz switching frequency.
This device implements UVLO with 9.5 V turn-on and 7.5 V turn-off thresholds, ensuring robust power sequencing. The D4 option confirms qualification to EN IEC 60747-5-5 for reinforced insulation, including validated creepage/clearance ≥8.0 mm and internal isolation thickness ≥0.4 mm per IEC standards.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Voltage | 5000 Vrms min - meets reinforced insulation requirements for industrial safety certification |
| Output Peak Current | ±4.0 A max - drives high-side/lower-side IGBTs or SiC MOSFETs without external buffers |
| Propagation Delay | 150 ns max - enables precise timing control in 50 kHz+ PWM systems |
| CM Transient Immunity | ±35 kV/µs min - suppresses false triggering in noisy motor drive and inverter applications |
| Threshold Input Current | 2 mA max - allows direct interface with 3.3 V/5 V microcontrollers without current amplification |
| Supply Voltage Range | 10–30 V - compatible with standard industrial auxiliary supplies and gate driver rails |
| Operating Temperature | -40°C to +110°C - supports deployment in enclosed industrial enclosures without derating |
Pinout & Package
Package: 6-pin SO6L (Toshiba package code 11-4N1A), surface-mount, creepage/clearance ≥8.0 mm, height ≤2.3 mm, weight 0.126 g (typ).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Anode | LED anode input - connect to MCU GPIO via current-limiting resistor |
| 2 | N.C. | No connection - must remain unconnected per design |
| 3 | Cathode | LED cathode return - complete IR LED forward path |
| 4 | GND | Output stage ground reference - tie to local low-side power ground |
| 5 | VO | Rail-to-rail output - drives gate of power switch directly |
| 6 | VCC | Output stage supply - requires 1 µF ceramic bypass capacitor to Pin 4 |
Key Features
| Feature | Design Value |
|---|---|
| Totem-pole output stage | Eliminates need for external push-pull buffer, reducing BOM count and layout area |
| Internal Faraday shield | Guarantees ±35 kV/µs CM immunity - essential for reliable operation near high-power switching nodes |
| UVLO protection | 9.5 V turn-on / 7.5 V turn-off hysteresis prevents erratic output during brown-out conditions |
| Reinforced insulation (D4) | EN IEC 60747-5-5 certified - satisfies safety requirements for PV inverters and industrial servo drives |
| Low-threshold input | 2 mA max IFLH enables direct drive from low-power MCUs - no level-shifter or transistor buffer required |
Applications
| Photovoltaic Power Conditioning | Industrial Inverters |
|---|---|
Use Scenario: Isolated DC-DC and MPPT controller feedback loops in string inverters and central inverters. IC Role / Device Role / Timing Role: Signal-level isolation for PWM gate signals and fault reporting between high-voltage DC side and low-voltage control board. Use Value: 5000 Vrms isolation and ±35 kV/µs CM immunity prevent noise coupling across HV/LV boundaries during rapid PV array transients. | Use Scenario: Gate driving for 3-phase IGBT modules in HVAC, pump, and compressor drives. IC Role / Device Role / Timing Role: High-speed isolated gate driver with rail-to-rail output for top/bottom switch control in 16–20 kHz PWM systems. Use Value: 150 ns max propagation delay ensures <1% timing skew across phases; ±4.0 A peak current supports fast SiC MOSFET turn-on. |
| Compact Motor Drivers | AC Servo Systems |
Use Scenario: Space-constrained BLDC and stepper motor controllers in robotics and CNC tools. IC Role / Device Role / Timing Role: Compact isolated gate driver replacing bulkier optocoupler + discrete buffer solutions. Use Value: SO6L package reduces PCB area by 50% vs legacy DIP-8; 2 mA input threshold simplifies MCU interface in low-power designs. | Use Scenario: Position loop and current loop isolation in high-bandwidth servo amplifiers. IC Role / Device Role / Timing Role: Isolated feedback path for encoder signals and isolated gate drive for servo motor power stages. Use Value: Guaranteed CM immunity prevents encoder jitter during high-dv/dt switching; UVLO protects against undervoltage latch-up in dynamic load conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar photocoupler gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLP5772(D4,E) | Same SO6L package and D4 certification, but ±2.5 A peak output current (vs ±4.0 A) | Limited to lower-power IGBTs or MOSFETs with <100 A collector/emitter rating | Select when system peak gate charge demand is ≤250 nC and thermal budget restricts higher-output variants |
| ACPL-332J-000E | SO-6 package, 5000 Vrms isolation, but 0.6 A peak output and no Faraday shield (CMI = ±15 kV/µs) | Suitable for low-noise, low-power signal isolation-not recommended for direct gate driving above 30 A loads | Choose only for auxiliary signal isolation where gate drive strength and extreme CMTI are not required |
Compared with TLP5772(D4,E), the TLP5774(D4,E) delivers 60% higher peak output current for robust SiC gate driving; versus ACPL-332J-000E, it provides 2.3× higher CMTI and full rail-to-rail totem-pole output-making it uniquely suited for high-reliability industrial inverter gate drive.
Availability
TLP5774(D4,E) is available at Aetrix Electronics and suitable for photovoltaic power conditioning systems, industrial inverters, and compact motor drivers requiring stable component supply, long-term lifecycle support, and VDE-certified reinforced insulation.
Supply support for TLP5774(D4,E) includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation is a Japanese semiconductor manufacturer specializing in power devices, logic ICs, and optoelectronics with over 50 years of reliability engineering heritage.
The TLP577x series was developed specifically for high-noise industrial gate driving applications, emphasizing reinforced insulation, ultra-high CMTI, and direct microcontroller compatibility without external buffering.
FAQ
What safety certifications apply to the TLP5774(D4,E)?
The TLP5774(D4,E) is certified to EN IEC 60747-5-5 (VDE) for reinforced insulation, UL 1577 (File E67349), cUL CSA Component Acceptance (File E67349), and CQC GB4943.1. The "D4" suffix explicitly denotes qualification to the EN IEC 60747-5-5 standard, including validated creepage, clearance, and internal isolation thickness per IEC test procedures. This makes the TLP5774(D4,E) suitable for use in safety-critical PV inverters and industrial drives requiring double/reinforced insulation.
Does the TLP5774(D4,E) require an external bypass capacitor?
Yes - a 1 µF ceramic capacitor must be placed between Pin 6 (VCC) and Pin 4 (GND), located within 1 cm of the pins. This capacitor stabilizes the internal high-gain amplifier and prevents oscillation or improper switching behavior. Without it, the TLP5774(D4,E) may fail to switch reliably under load, especially at high frequencies or elevated temperatures. The requirement is specified in both the Recommended Operating Conditions and Internal Circuit sections of the official Toshiba datasheet for TLP5774(D4,E).
Can the TLP5774(D4,E) directly drive SiC MOSFET gates?
Yes - the TLP5774(D4,E) delivers ±4.0 A peak output current and 150 ns max propagation delay, making it suitable for direct gate driving of discrete SiC MOSFETs up to ~600 V/50 A class. Its rail-to-rail totem-pole output ensures full VCC-level turn-on and GND-level turn-off, while ±35 kV/µs CMTI prevents false triggering during fast SiC switching transitions. For higher gate charge devices (>350 nC), verify layout parasitics and thermal limits per the TLP5774(D4,E) absolute maximum ratings.
What is the function of Pin 2 on the TLP5774(D4,E)?
Pin 2 on the TLP5774(D4,E) is designated N.C. (No Connection) and must remain unconnected in all applications. It is not internally bonded and serves no electrical function. Connecting Pin 2 to any node - including ground, supply, or signal - violates the device's qualified design and may compromise isolation integrity, CMTI performance, or long-term reliability. This requirement is explicitly stated in the Pin Assignment section of the Toshiba datasheet for TLP5774(D4,E).
How does the UVLO feature operate in the TLP5774(D4,E)?
The TLP5774(D4,E) incorporates under-voltage lockout (UVLO) with a 9.5 V turn-on threshold and 7.5 V turn-off threshold, providing 2.0 V hysteresis. When VCC drops below 7.5 V, the output is forced low to prevent undefined gate states; it resumes normal operation only after VCC rises above 9.5 V. This protects power switches from partial turn-on during brown-out conditions and is intrinsic to the TLP5774(D4,E)'s internal regulator - no external components are needed to enable UVLO functionality.
TLP5774(D4,E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- -
- Package/Case:
- 6-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- Optical Coupling
- Number of Channels:
- 1
- Voltage - Isolation:
- 5000Vrms
- Common Mode Transient Immunity (Min):
- 35kV/µs
- Propagation Delay tpLH / tpHL (Max):
- 150ns, 150ns
- Pulse Width Distortion (Max):
- 50ns
- Rise / Fall Time (Typ):
- 15ns, 8ns
- Current - Output High, Low:
- 1.2A, 1.2A
- Current - Peak Output:
- 4A
- Voltage - Forward (Vf) (Typ):
- 1.65V
- Current - DC Forward (If) (Max):
- 8 mA
- Voltage - Output Supply:
- 10V ~ 30V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 110°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-SO
- Approval Agency:
- CQC, cUR, UR, VDE
TLP5774(D4,E FAQ
1.How can I place an order for TLP5774(D4,E through Aetrix?
Please submit a Request for Quotation (RFQ) for TLP5774(D4,E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLP5774(D4,E reliable?
The price and inventory of TLP5774(D4,E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLP5774(D4,E is usually 5 days.
3.What payment methods are accepted for TLP5774(D4,E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLP5774(D4,E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLP5774(D4,E?
TLP5774(D4,E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLP5774(D4,E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLP5774(D4,E?
For technical support, including TLP5774(D4,E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLP5774(D4,E requirements.
6.How does Aetrix verify that TLP5774(D4,E is sourced from the original manufacturer or authorized distributors?
All TLP5774(D4,E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLP5774(D4,E meets industry standards.
7.What is the process for return or replacement of TLP5774(D4,E?
All TLP5774(D4,E units undergo pre-shipment inspection (PSI). If there is an issue with TLP5774(D4,E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLP5774(D4,E part is unused and in its original packaging.
Return procedure for TLP5774(D4,E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLP5774(D4,E Tags
-
TLP152(TPL,E
Toshiba Semiconductor and Storage

-
HT0740LG-G
Microchip Technology

-
FOD8314TR2
onsemi

-
1EDI60N12AFXUMA1
Infineon Technologies

-
1EDB7275FXUMA1
Infineon Technologies

-
UCC5350MCDR
Texas Instruments

-
2EDB7259KXUMA1
Infineon Technologies

-
UCC5304DWVR
Texas Instruments

-
SI8261BBC-C-ISR
Skyworks Solutions Inc.

-
HT0440LG-G
Microchip Technology

-
HCPL-0302-500E
Broadcom Limited

-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
