Texas Instruments TLV1570IPWR
- Part No.:
- TLV1570IPWR
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TLV1570IPWR.pdf
- Description:
- IC ADC 10BIT SAR 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,234
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLV1570IPWR from Texas Instruments is a 10-bit, 8-channel serial analog-to-digital converter (ADC) with 1.25 MSPS throughput at 5 V and 625 KSPS at 3 V, operating from a single 2.7–5.5 V supply. It integrates an on-chip 8:1 analog multiplexer, internal reference (2.3 V or 3.8 V), SAR architecture, and SPI/QSPI-compatible 4-/5-wire serial interface - used in automotive sensor acquisition and digital servo feedback loops.
For engineers reviewing the TLV1570IPWR datasheet, TLV1570IPWR pinout, TLV1570IPWR application, or TLV1570IPWR equivalent, this page delivers verified electrical specs, validated pin functions, confirmed operating modes (DSP/µC), real-world power-down behavior (10 µA software, 300 µA auto), and precise channel auto-scan sequencing per TI SLAS169B Rev. October 2000.
Technical Context
The TLV1570IPWR uses a successive-approximation register (SAR) ADC architecture with binary-weighted capacitor DAC and CMOS threshold detector. Conversion requires 16 SCLK cycles per sample, supporting max sampling rates of 1.25 MSPS (20 MHz SCLK) or 625 KSPS (10 MHz SCLK).
It features dual power-down modes: autopower-down (300 µA, triggered after conversion if FS inactive) and software power-down (10 µA, enabled via CR.DI15). Channel selection supports fixed single-channel mode or programmable auto-scan sequences (CH0–CH7, CH1/CH3/CH5/CH7, etc.) controlled by DI10–DI7 bits in the configuration register.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 10-bit - delivers 1024 discrete output codes for precision signal digitization. |
| Throughput Rate | 1.25 MSPS at 5 V / 625 KSPS at 3 V - defines maximum sustained sampling speed under respective supply conditions. |
| INL / DNL Error | < ±1 LSB - guarantees monotonicity and absence of missing codes across full scale. |
| SINAD | 53–61 dB - determines effective resolution (ENOB ≈ 8.2–9.8 bits) for sine-wave inputs at specified frequencies. |
| Supply Range | 2.7 V to 5.5 V single supply - enables direct interfacing with 3.3 V and 5 V systems without level-shifting. |
| Power Dissipation | 8 mW at 2.7 V / 40 mW at 5.5 V - sets thermal budget for compact embedded designs. |
| Reference Options | Internal (2.3 V or 3.8 V selectable) or external - eliminates need for external reference IC in many applications. |
Pinout & Package
TLV1570IPWR is housed in a 20-pin TSSOP (PW) package rated for –40°C to +85°C operation. Pin functions are validated per TI SLAS169B Figure 1 (top view) and Terminal Functions table.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CH0–CH7 | Analog input channels | Independent 0–7 multiplexed analog inputs; MUX output accessible at MO pin for external signal conditioning. |
| AIN | ADC analog input | Final analog input node post-MUX; accepts 0 V to AVDD range with 15 pF input capacitance. |
| REF | Reference voltage input | Accepts internal (2.3 V/3.8 V) or external reference; open in internal mode, decoupled with 0.1 µF to AGND in external mode. |
| AVDD / DVDD | Analog/digital supply | Separate 2.7–5.5 V supplies; |AVDD − DVDD| < 0.5 V required per spec. |
| AGND / DGND | Analog/digital ground | Must be shorted externally near package to minimize noise coupling between domains. |
| CS | Chip select | Active-low enable; high state disables device and places outputs in high-impedance mode. |
| SCLK | Serial clock input | Drives all serial transfers and internal conversion timing; 20 MHz max at 5 V, 10 MHz at 3 V. |
| SDIN / SDOUT | Serial data in/out | Configures control register (SDIN) and outputs conversion results (SDOUT); compatible with SPI/QSPI protocols. |
| FS | Frame sync | Determines interface mode: low = TMS320 DSP mode (5-wire), high = microcontroller mode (4-wire). |
| MO | MUX analog output | Provides access to MUX output before ADC sampling - enables shared anti-aliasing filter for all 8 channels. |
Key Features
| Feature | Design Value |
|---|---|
| Channel auto-scan with programmable sequence | Supports four distinct sweep orders (e.g., CH0→CH7, CH1→CH3→CH5→CH7) via DI9–DI7 bits - reduces firmware overhead in multi-sensor monitoring. |
| Glueless SPI/QSPI and TMS320 DSP interface | Direct connection to TI DSPs and SPI microcontrollers using only CS, SCLK, SDIN, SDOUT (and FS for DSP) - eliminates level shifters or protocol translators. |
| On-chip MUX with accessible MO pin | Enables single external signal conditioning circuit (e.g., RC filter or op-amp) to serve all eight analog inputs - cuts BOM cost and board area. |
| Dual power-down modes | Autopower-down (300 µA, 10 ns recovery) and software power-down (10 µA, 16 SCLK recovery) - optimizes energy use in battery-powered or duty-cycled systems. |
| Programmable internal reference | Selectable 2.3 V (for 3 V systems) or 3.8 V (for 5 V systems) reference - simplifies design by removing external reference IC and associated decoupling. |
Applications
| Automotive Sensor Acquisition | Digital Servo Feedback |
|---|---|
|
Use Scenario: Reading position, temperature, and current sensors across multiple ECUs in engine control or ADAS subsystems. IC Role / Device Role / Timing Role: 8-channel ADC digitizing analog sensor outputs with synchronized sampling and low-latency serial output to MCU/DSP. Use Value: Single TLV1570IPWR replaces multiple single-channel ADCs, reducing component count while maintaining 1.25 MSPS aggregate throughput at 5 V. |
Use Scenario: Closed-loop motor control in industrial actuators requiring simultaneous sampling of encoder signals, phase currents, and thermal feedback. IC Role / Device Role / Timing Role: High-speed analog front-end providing time-aligned 10-bit samples to servo controller's PWM generation logic. Use Value: Auto-scan mode sequences CH0–CH7 in <1 µs intervals, enabling deterministic jitter-free sampling for real-time PID computation. |
| Process Control I/O Module | Image Sensor Preprocessing |
|
Use Scenario: Modular PLC analog input card acquiring voltage/current signals from pressure, flow, and level transmitters. IC Role / Device Role / Timing Role: Precision ADC with ±1 LSB linearity and low 8 mW power draw at 2.7 V - suited for DIN-rail mounted, fanless enclosures. Use Value: Internal 2.3 V reference and 0–AVDD input range simplify field wiring and eliminate external scaling resistors for 0–10 V industrial signals. |
Use Scenario: Digitizing analog outputs from CCD/CMOS image sensors in machine vision cameras before FPGA-based pixel processing. IC Role / Device Role / Timing Role: High-SNR ADC (56–61 dB SINAD) capturing fast transient image data with minimal harmonic distortion. Use Value: 61 dB SINAD at 50 kHz input frequency ensures >9-bit ENOB for accurate grayscale reproduction in mid-speed imaging applications. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-channel, 10-bit serial ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS7822U | 2.7–5.25 V supply; 1 MSPS max; no internal reference; SPI-only (no FS pin) | Lacks DSP frame-sync support and auto-scan - requires external MUX or firmware polling | Choose when DSP interface or programmable channel sequencing is unnecessary and external reference is acceptable. |
| MAX11106ETE+ | 2.7–3.6 V only; 1 MSPS; internal 2.048 V ref; 12-bit resolution | Narrower supply range; higher resolution but lower throughput and no 5 V compatibility | Prefer for ultra-low-power 3.3 V systems needing >10-bit precision, not for mixed-voltage or DSP-linked designs. |
Compared with ADS7822U and MAX11106ETE+, the TLV1570IPWR uniquely combines 5 V tolerance, integrated MUX with MO pin, dual-mode serial interface (DSP/µC), and hardware auto-scan - making it irreplaceable in automotive and servo applications requiring robust, glueless integration.
Availability
TLV1570IPWR is available at Aetrix Electronics and suitable for automotive sensor acquisition, digital servo feedback, and process control I/O modules requiring stable component supply across extended temperature ranges.
Supply support for TLV1570IPWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in precision data converters and industrial-grade ICs.
The TLV1570IPWR belongs to TI's legacy high-speed serial ADC product line, designed specifically for cost-sensitive, space-constrained embedded systems needing multi-channel analog digitization with minimal external components.
FAQ
What is the maximum sampling rate of the TLV1570IPWR and under what conditions?
The TLV1570IPWR achieves a maximum sampling rate of 1.25 MSPS when operated at 5 V with a 20 MHz SCLK, and 625 KSPS at 3 V with a 10 MHz SCLK. Each conversion requires exactly 16 SCLK cycles, so fs(MAX) = fSCLK / 16. The device must be configured for high-speed mode (DI11 = 0) and use internal or properly decoupled external reference to sustain these rates. Performance is validated per TI SLAS169B Section "Sampling Frequency, fs".
Does the TLV1570IPWR support both DSP and microcontroller interfaces, and how is the mode selected?
Yes, the TLV1570IPWR supports both TMS320 DSP (5-wire: CS, SCLK, SDIN, SDOUT, FS) and SPI/QSPI microcontroller (4-wire: CS, SCLK, SDIN, SDOUT) interfaces. Mode selection occurs automatically on the falling edge of CS: if FS is low, DSP mode activates; if FS is high (externally pulled), µC mode engages. This dual-mode capability is documented in TI SLAS169B Figures 3–4 and "Interface" section.
How does the channel auto-scan function work on the TLV1570IPWR, and what sequences are available?
The TLV1570IPWR's auto-scan mode (enabled via DI10 = 1) cycles through analog inputs using one of four predefined sequences: CH0→CH1→…→CH7 (DI9–DI8 = 00), CH1→CH3→CH5→CH7 (01), CH0→CH2→CH4→CH6 (10), or CH7→CH6→…→CH0 (11). Sequence reset is controlled by DI7. All sequences execute in hardware without CPU intervention, reducing firmware load - details are in the "Configuration Register Definition" table of SLAS169B.
What are the power-down options for the TLV1570IPWR, and how do their recovery times differ?
The TLV1570IPWR offers two power-down modes: autopower-down (300 µA, enabled by DI4 = 0) recovers in 1 SCLK cycle upon FS assertion (DSP) or next SCLK (µC); software power-down (10 µA, enabled by CR.DI15 = 1) requires 16 SCLK cycles to resume conversion. Both modes preserve no register state. These behaviors are specified in the "Power Down" section and Table on page 4 of SLAS169B.
Can the TLV1570IPWR operate with a single supply, and what are the analog input voltage limits?
Yes, the TLV1570IPWR operates from a single 2.7–5.5 V supply for both AVDD and DVDD (|AVDD − DVDD| < 0.5 V required). Its analog input range is 0 V to AVDD - meaning a 3.3 V supply supports 0–3.3 V inputs, and a 5 V supply supports 0–5 V inputs. This rail-to-rail input capability is explicitly stated in the "Description" and "Recommended Operating Conditions" sections of SLAS169B.
TLV1570IPWR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 10
- Sampling Rate (Per Second):
- 1.25M
- Number of Inputs:
- 8
- Input Type:
- Single Ended
- Data Interface:
- SPI
- Configuration:
- MUX-ADC
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 2.7V ~ 5.5V
- Voltage - Supply, Digital:
- 2.7V ~ 5.5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 20-TSSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
TLV1570IPWR FAQ
1.How can I place an order for TLV1570IPWR through Aetrix?
Please submit a Request for Quotation (RFQ) for TLV1570IPWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLV1570IPWR reliable?
The price and inventory of TLV1570IPWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLV1570IPWR is usually 5 days.
3.What payment methods are accepted for TLV1570IPWR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLV1570IPWR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLV1570IPWR?
TLV1570IPWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLV1570IPWR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLV1570IPWR?
For technical support, including TLV1570IPWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLV1570IPWR requirements.
6.How does Aetrix verify that TLV1570IPWR is sourced from the original manufacturer or authorized distributors?
All TLV1570IPWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLV1570IPWR meets industry standards.
7.What is the process for return or replacement of TLV1570IPWR?
All TLV1570IPWR units undergo pre-shipment inspection (PSI). If there is an issue with TLV1570IPWR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLV1570IPWR part is unused and in its original packaging.
Return procedure for TLV1570IPWR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLV1570IPWR Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

