Texas Instruments TLV2365DR
- Part No.:
- TLV2365DR
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TLV2365DR.pdf
- Description:
- OP AMP
- Quantity:
- Payment:

- Shipping:

Inventory:1,945
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLV2365DR from Texas Instruments is a dual-channel, zero-crossover distortion, rail-to-rail input/output CMOS operational amplifier optimized for low-voltage (2.2 V to 5.5 V), high-speed signal conditioning. It delivers 50 MHz gain bandwidth, 27 V/µs slew rate, 4.5 nV/√Hz input voltage noise, 115 dB typical CMRR, and 0.2 µs settling to 0.01% - enabling precision ADC driving in low-side current sensing and audio front-ends.
For engineers reviewing the TLV2365DR datasheet, TLV2365DR pinout, TLV2365DR application, or TLV2365DR equivalent, this page provides verified technical context, SOIC-8 package mapping, real-world use-value analysis for sensor amplification and active filtering, and two validated alternative op-amps with documented functional trade-offs.
Technical Context
The TLV2365DR implements a zero-crossover input topology that eliminates offset discontinuity across the full rail-to-rail common-mode range (extending 100 mV beyond both supplies), ensuring linear performance when driving SAR ADCs with wide input swings. Its CMOS input stage achieves 20 pA max input bias current and 5 pF differential input capacitance.
Internally compensated for unity-gain stability, it delivers 56° phase margin at 5 V supply and supports fast overdrive recovery (< 100 ns) - critical for low-side current-sensing circuits where output may swing below ground during transient events. No power-down mode is included; operation is single-mode across −40°C to +125°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Bandwidth | 50 MHz - enables stable closed-loop operation up to ~5 MHz with gain ≥10, suitable for anti-aliasing filters ahead of 10+ MSPS ADCs. |
| Slew Rate | 27 V/µs - supports full-scale 4-V output steps in ≤150 ns (0.1%), critical for fast-settling data acquisition channels. |
| Input Voltage Noise | 4.5 nV/√Hz at 500 kHz - preserves SNR in wideband sensor interfaces and audio preamplifiers without requiring excessive gain staging. |
| CMRR | 115 dB typical (100–115 dB min over temp) - rejects supply ripple and shared-ground interference in single-supply systems with noisy digital domains. |
| Rail-to-Rail I/O | Input extends 100 mV beyond rails; output swings within 10 mV of rails - maximizes dynamic range when interfacing with 3.3-V or 5-V ADCs. |
| Offset Drift | 2 µV/°C max - limits total offset error to <120 µV over −40°C to +125°C, supporting precision industrial temperature monitoring. |
| Supply Range | 2.2 V to 5.5 V - operates from single Li-ion cell (3.0–3.7 V) or standard 3.3-V/5-V rails without level-shifting circuitry. |
Pinout & Package
TLV2365DR is packaged in an 8-pin SOIC (D package), 3.91 mm × 4.90 mm body, 1.75 mm height, with standard JEDEC MS-012AC footprint and 1.27 mm pitch. Thermal resistance RθJA = 140°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V− (Pin 4) | Negative supply reference | Connects to lowest system potential (e.g., GND in single-supply; −VS in split-supply); must be stable and low-impedance. |
| V+ (Pin 8) | Positive supply reference | Accepts 2.2–5.5 V; bypass with 0.1 µF ceramic capacitor placed ≤2 mm from pin to minimize supply-induced noise coupling. |
| +IN A (Pin 3) | Noninverting input, Channel A | High-impedance CMOS node (20 pA max bias); accepts signals from 100 mV below V− to 100 mV above V+. |
| −IN A (Pin 2) | Inverting input, Channel A | Same voltage range as +IN A; used with feedback network to set closed-loop gain and bandwidth. |
| VOUT A (Pin 1) | Amplified output, Channel A | Drives loads down to 600 Ω; swings within 10 mV of V−/V+; requires isolation resistor (RISO) for >100 pF capacitive loads. |
| +IN B (Pin 5) | Noninverting input, Channel B | Independent high-Z input identical to +IN A; enables dual-path signal processing without crosstalk (108 dBc @ 100 kHz). |
| −IN B (Pin 6) | Inverting input, Channel B | Independent input matching Channel A specs; allows simultaneous differential or independent gain stages. |
| VOUT B (Pin 7) | Amplified output, Channel B | Matches VOUT A performance; channel-to-channel crosstalk is minimized by internal layout separation and shared supply rejection. |
Key Features
| Feature | Design Value |
|---|---|
| Zero-crossover distortion topology | Eliminates input-stage transition nonlinearity across full rail-to-rail common-mode range, preserving THD+N < 0.00025% at 1 kHz. |
| Ultra-low input bias current | 20 pA maximum enables direct interface with high-impedance sensors (e.g., pH electrodes, piezoresistive bridges) without signal attenuation. |
| Fast overdrive recovery | < 100 ns recovery from output overdrive (e.g., during ground-bounce events in low-side current sensing) prevents sampling errors in ADC systems. |
| High CMRR over temperature | 110 dB minimum from −40°C to +125°C ensures consistent rejection of supply noise and EMI in automotive and industrial environments. |
| Rail-to-rail output swing | Delivers full 4-Vpp signal into 10-kΩ load while staying within 10 mV of supply rails - maximizes utilization of 3.3-V ADC input range. |
Applications
| Low-Side Current Sensing | ADC Driver for SAR Converters |
|---|---|
Use Scenario: Measuring bidirectional motor phase current using a shunt resistor referenced to power ground, with fast transient response required. IC Role / Device Role / Timing Role: Amplifies mV-level shunt voltage with rail-to-rail input capability and sub-100 ns overdrive recovery to handle ground bounce during switching. Use Value: Enables accurate current reconstruction without clipping or settling delay, supporting real-time motor control loop bandwidths >50 kHz. |
Use Scenario: Driving the input and reference pins of a 14-bit, 2-MSPS SAR ADC (e.g., ADS7945) in a sensor signal chain. IC Role / Device Role / Timing Role: Provides low-input-bias-current buffering for high-Z sensors and fast-charging of ADC sampling capacitors with 0.2 µs settling to 0.01%. Use Value: Maintains ENOB >13.5 bits by minimizing gain error and settling time, directly improving measurement resolution and repeatability. |
| Active Anti-Aliasing Filter | Audio Line-Level Preamp |
Use Scenario: Implementing a 25-kHz Chebyshev second-order low-pass filter before a high-speed ADC to suppress out-of-band noise and aliasing. IC Role / Device Role / Timing Role: Configured in MFB topology with 50 MHz GBW and 27 V/µs slew rate to maintain flat group delay and minimal passband ripple. Use Value: Achieves −40 dB/dec rolloff beyond cutoff with <0.1 dB passband ripple, preserving signal integrity for time-domain analysis applications. |
Use Scenario: Buffering line-level audio signals (2 Vpp) in portable instrumentation with battery-powered 3.3-V supply. IC Role / Device Role / Timing Role: Delivers 4.5 nV/√Hz noise floor and rail-to-rail output swing to maximize SNR without external level-shifting. Use Value: Supports >110 dB SNR in 20 Hz–20 kHz band, meeting professional audio fidelity requirements while operating from single-cell Li-ion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed, rail-to-rail op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA2365DR | Same 50 MHz GBW and 27 V/µs slew rate, but lower input bias current (1 pA typ) and higher quiescent current (5.8 mA/ch vs 4.6 mA/ch). | Better for ultra-high-impedance sources (e.g., photodiode transimpedance), less optimal for battery-constrained designs. | Choose OPA2365DR only if input bias current <5 pA is mandatory and supply current budget allows +26% increase per channel. |
| TLV2762IDR | Lower speed (2.2 MHz GBW), lower noise (22 nV/√Hz), and higher offset drift (10 µV/°C), but consumes only 22 µA/ch. | Suitable for DC-coupled sensor interfaces where bandwidth <100 kHz suffices and micro-power operation is critical. | Choose TLV2762IDR only for always-on, low-frequency monitoring (e.g., temperature, pressure) where 50 MHz capability is unnecessary. |
Compared with TLV2365DR, OPA2365DR offers superior input bias performance at higher supply cost, while TLV2762IDR trades bandwidth and precision for extreme power efficiency - making TLV2365DR the balanced choice for mixed-signal systems demanding speed, accuracy, and moderate power.
Availability
TLV2365DR is available at Aetrix Electronics and suitable for low-side current sensing, SAR ADC driving, active filtering, and audio line-level amplification requiring stable component supply across industrial, test equipment, and rack-server programs.
Supply support for TLV2365DR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, designing and manufacturing analog ICs, embedded processors, and connectivity solutions for industrial, automotive, and consumer markets.
The TLV2365DR belongs to TI's TLVx365 family of zero-crossover, rail-to-rail I/O op-amps engineered specifically for low-voltage, high-fidelity signal acquisition in cost-sensitive, space-constrained applications such as portable instrumentation and energy-efficient sensor nodes.
FAQ
What is the operating temperature range for TLV2365DR?
The TLV2365DR is specified to operate reliably from −40°C to +125°C ambient temperature. All key parameters-including offset drift (≤2 µV/°C), CMRR (≥110 dB), and output swing (≤12 mV from rails)-are guaranteed across this full industrial and extended automotive range, making TLV2365DR suitable for under-hood or factory-floor deployments.
Does TLV2365DR support single-supply operation?
Yes, TLV2365DR fully supports single-supply operation from 2.2 V to 5.5 V. Its rail-to-rail input extends 100 mV beyond both supply rails, and its output swings within 10 mV of each rail-enabling direct interfacing with 3.3-V or 5-V ADCs and microcontrollers without level-shifting circuitry. The TLV2365DR functions identically in single- or split-supply configurations.
Can TLV2365DR drive capacitive loads without oscillation?
TLV2365DR can drive capacitive loads up to ~50 pF stably in unity-gain configuration. For loads >50 pF, TI recommends adding a series isolation resistor (RISO) at the output-e.g., 20 Ω for 100 pF, 50 Ω for 500 pF-as shown in Figure 7-5 of the SBOSAA8C datasheet. This maintains phase margin >45° and prevents overshoot, without requiring changes to the TLV2365DR itself.
What is the maximum output current capability of TLV2365DR?
The TLV2365DR delivers ±85 mA short-circuit output current per channel (sink/source), with continuous output current limited by thermal dissipation. At 5 V supply and 25°C ambient, it safely drives 600-Ω loads (±8.3 mA) with full rail-to-rail swing and 10-kΩ loads (±0.5 mA) with <0.1% gain error. Derating applies above 85°C ambient per RθJA = 140°C/W.
How does TLV2365DR achieve zero-crossover distortion?
TLV2365DR uses a proprietary CMOS input stage architecture that eliminates the traditional complementary differential pair crossover region. Instead of switching between N- and P-channel input transistors near the rails, it employs overlapping biasing and charge-pump-assisted common-mode control-ensuring monotonic input offset voltage across the entire (V− −0.1 V) to (V+ +0.1 V) range, as verified in Figure 7-1 of the datasheet.
TLV2365DR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- Standard
- Number of Circuits:
- 2
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 27V/µs
- Gain Bandwidth Product:
- 50 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 5 pA
- Voltage - Input Offset:
- 400 µV
- Current - Supply:
- 4.6mA (x2 Channels)
- Current - Output / Channel:
- 85 mA
- Voltage - Supply Span (Min):
- 2.2 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
TLV2365DR FAQ
1.How can I place an order for TLV2365DR through Aetrix?
Please submit a Request for Quotation (RFQ) for TLV2365DR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLV2365DR reliable?
The price and inventory of TLV2365DR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLV2365DR is usually 5 days.
3.What payment methods are accepted for TLV2365DR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLV2365DR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLV2365DR?
TLV2365DR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLV2365DR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLV2365DR?
For technical support, including TLV2365DR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLV2365DR requirements.
6.How does Aetrix verify that TLV2365DR is sourced from the original manufacturer or authorized distributors?
All TLV2365DR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLV2365DR meets industry standards.
7.What is the process for return or replacement of TLV2365DR?
All TLV2365DR units undergo pre-shipment inspection (PSI). If there is an issue with TLV2365DR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLV2365DR part is unused and in its original packaging.
Return procedure for TLV2365DR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLV2365DR Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

