Texas Instruments TLV320A3204IRHBRG4
- Part No.:
- TLV320A3204IRHBRG4
- Manufacturer:
- Texas Instruments
- Category:
- CODECS
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
TLV320A3204IRHBRG4.pdf
- Description:
- IC STEREO AUDIO CODEC 1.8V 32QFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,624
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLV320A3204IRHBRG4 from Texas Instruments is a low-power stereo audio codec integrating dual 24-bit sigma-delta ADCs and DACs, programmable PGA with ±47.5 dB gain range in 0.5 dB steps, integrated LDOs, and configurable I²C/SPI control. It supports stereo analog/digital microphone inputs, headphone/line outputs, and operates at 48 ksps with 93 dB ADC SNR and 100 dB DAC SNR - deployed in portable media players and mobile handsets.
For engineers reviewing the TLV320A3204IRHBRG4 datasheet, TLV320A3204IRHBRG4 pinout, TLV320A3204IRHBRG4 application, or TLV320A3204IRHBRG4 equivalent, key selection criteria include its 32-pin VQFN package, dual independent signal processing paths (ADC/DAC), PowerTune™ dynamic power scaling, flexible input routing (six single-ended or three differential analog inputs), and support for both I²C and SPI configuration interfaces.
Technical Context
The TLV320A3204IRHBRG4 implements two independent stereo signal processing chains: left/right ADC paths each with DRC, AGC, and programmable gain amplifiers; and left/right DAC paths with volume control, digital filtering, and output mixing. Each path supports configurable sample rates (8–96 ksps) and data formats (I²S, left-justified, right-justified).
Its clock architecture includes an integrated PLL supporting MCLK frequencies from 0.512 MHz to 50 MHz, programmable via register writes, and dual LDOs (analog and digital) with selectable input sources (AVDD, DVDD, or external LDOIN). Pin multiplexing enables shared use of SCLK, MISO, and GPIO pins across interface modes and peripheral functions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ADC SNR | 93 dB A-weighted - enables high-fidelity voice capture with minimal quantization noise in battery-powered recording |
| DAC SNR | 100 dB A-weighted - supports CD-quality playback with negligible audible noise floor in headphone applications |
| PGA Gain Range | –6 dB to +47.5 dB in 0.5 dB steps - allows precise matching of mic sensitivity and line-level signals without external amplification |
| Power Consumption | 4.1 mW DAC playback / 6.1 mW ADC record at 48 ksps - extends runtime in portable devices with tight thermal budgets |
| Sample Rate Support | 8–96 ksps - accommodates voice (8–16 ksps), music (44.1/48 ksps), and high-res audio (96 ksps) use cases |
| Interface Options | I²C (400 kHz) or SPI (up to 25 MHz) - provides flexibility for host controller compatibility and firmware update robustness |
| Analog Inputs | Six single-ended or three fully differential inputs - simplifies PCB layout by eliminating need for external input switching or buffering |
| Output Drivers | Stereo 16Ω headphone (64 mW @ 3.3V LDOIN) and 10kΩ line outputs - eliminates external driver stages in compact designs |
Pinout & Package
TLV320A3204IRHBRG4 uses a 5.0 mm × 5.0 mm, 32-pin VQFN (RHB) package with exposed thermal pad connected to PCB ground plane. Pin functions are highly multiplexed, supporting dual I²S interfaces, GPIO, interrupt outputs, and configurable clock routing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MCLK | Master Clock Input | Primary timing reference for internal PLL and audio clock generation; required for all synchronous operation |
| BCLK / WCLK / DIN / DOUT | Primary I²S Interface Signals | Configurable bit clock, word clock, and serial data lines supporting stereo PCM transfer up to 96 ksps |
| SCL/SS / SDA/MOSI / MISO / SCLK | I²C or SPI Control Interface | Hardware-selectable (SPI_SELECT pin) dual-mode control bus for register configuration and status monitoring |
| IN1_L / IN1_R / IN2_L / IN2_R / IN3_L / IN3_R | Analog Input Terminals | Support single-ended mic/line inputs or differential configurations; internally routed to ADC PGAs with independent gain control |
| HPL / HPR / LOL / LOR | Analog Output Drivers | Integrated Class-G headphone amplifiers (16Ω) and line drivers (10kΩ) with programmable volume and mute |
| MICBIAS / REF / LDOIN / AVDD / DVDD / IOVDD | Power & Reference Supplies | Dedicated analog/digital/IO rails plus programmable mic bias (1.25–2.5 V) and reference voltage output for external filtering |
Key Features
| Feature | Design Value |
|---|---|
| PowerTune™ Dynamic Scaling | Reduces active power by disabling unused blocks (e.g., secondary I²S, unused ADC channels) without firmware reconfiguration |
| Programmable Microphone Bias | Four selectable bias voltages (1.25 V to LDOIN) with current sourcing up to 3 mA - supports electret and digital mics across supply ranges |
| Dual Independent Signal Paths | Separate left/right ADC and DAC processing chains with independent DRC, AGC, and volume control - enables true stereo processing without crosstalk |
| Flexible Input Routing | Any analog input (IN1–IN3, L/R) can be assigned to either ADC channel or bypassed to headphone/line outputs - simplifies mixed-signal system partitioning |
| Integrated LDOs | Separate analog (A-LDO) and digital (D-LDO) regulators with enable control - reduces external component count and improves PSRR over noisy system rails |
| Low-Noise PGA | Input-referred noise ≤2 µVRMS (idle channel) with 0.5 dB gain resolution - preserves SNR in front-end amplification of weak mic signals |
Applications
| Portable Media Player (PMP) | Mobile Handset Audio Subsystem |
|---|---|
Use Scenario: High-fidelity stereo playback and voice recording in handheld consumer devices with limited board space and battery capacity. IC Role / Device Role / Timing Role: Central audio codec handling DAC-driven headphone output, ADC-captured microphone input, and digital interface to application processor. Use Value: 4.1 mW DAC and 6.1 mW ADC power at 48 ksps extends playback/recording time; 100 dB DAC SNR ensures clean audio without post-processing. |
Use Scenario: Dual-mic noise suppression and stereo speaker/headphone output in smartphones with multi-band RF interference. IC Role / Device Role / Timing Role: Primary audio interface managing analog mic inputs, headset detection, and simultaneous playback/capture with low-latency I²S links. Use Value: Programmable AGC and DRC enable adaptive voice capture in varying acoustic environments; 77 dB PSRR at 217 Hz rejects GSM burst noise. |
| Portable Navigation Device (PND) | Communication Headset Interface |
Use Scenario: Turn-by-turn voice guidance with hands-free microphone input and mono/stereo speaker output in automotive-grade portable units. IC Role / Device Role / Timing Role: Audio hub routing GPS voice prompts to speaker, capturing user voice commands via electret mic, and managing volume/mute states. Use Value: Six single-ended analog inputs support multiple mic/speaker configurations; integrated mic bias eliminates external bias circuitry. |
Use Scenario: USB-C or Bluetooth accessory with wired headset support requiring analog mic input, stereo headphone drive, and plug detection. IC Role / Device Role / Timing Role: Audio bridge between digital baseband and analog headset, providing HP/LO drivers, mic bias, and GPIO-based jack sense. Use Value: GPIO/MFP5 pin supports headset detect; 119 dB DAC mute attenuation prevents pop/click during connection events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar stereo audio codec applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLV320AIC3254IRHBR | Includes miniDSP engine for on-chip FIR/IIR filtering and acoustic enhancement; otherwise identical pinout, power, and interface | Required when real-time echo cancellation, beamforming, or parametric EQ must run on-device without host CPU load | Select TLV320AIC3254IRHBR only if miniDSP functionality is needed; TLV320A3204IRHBRG4 avoids unnecessary licensing and firmware complexity |
| TLV320AIC3206IRHBT | Ground-centered headphone output architecture; same feature set otherwise; differs in output stage topology and DC-blocking requirements | Preferred for systems requiring zero-DC-offset headphone drive to eliminate coupling capacitors and reduce BOM cost | TLV320A3204IRHBRG4 uses capacitor-coupled outputs - choose TLV320AIC3206IRHBT only if capacitorless HP design is mandatory |
Compared with TLV320AIC3254IRHBR and TLV320AIC3206IRHBT, TLV320A3204IRHBRG4 delivers identical core audio performance and power efficiency without miniDSP overhead or ground-centered output constraints - making it optimal for cost-sensitive, host-controlled audio subsystems where external DSP is available.
Availability
TLV320A3204IRHBRG4 is available at Aetrix Electronics and suitable for portable media players, mobile handsets, and portable navigation devices requiring stable component supply, long-term lifecycle support, and traceable sourcing from authorized channels.
Supply support for TLV320A3204IRHBRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in low-power audio signal chains and precision data converters.
The TLV320A3204IRHBRG4 belongs to TI's ultra-low-power audio codec product line, designed specifically for battery-operated portable electronics where SNR, power efficiency, and integration density are critical system-level constraints.
FAQ
What is the function of the SPI_SELECT pin on the TLV320A3204IRHBRG4?
The SPI_SELECT pin configures the TLV320A3204IRHBRG4 control interface mode: logic high selects SPI (with SCLK, MOSI, MISO), while logic low enables I²C (SCL/SDA). This hardware-selectable dual-interface capability allows seamless integration with hosts supporting either protocol without redesigning the control bus. The TLV320A3204IRHBRG4 retains full register access and configuration flexibility in both modes.
Does the TLV320A3204IRHBRG4 support digital microphone (PDM) inputs?
Yes, the TLV320A3204IRHBRG4 supports digital microphone inputs via dedicated PDM clock and data pins (DIN/MFP1 and MISO/MFP4), with built-in decimation filters converting PDM streams to PCM at standard audio sample rates. This eliminates the need for external PDM-to-PCM converters. The TLV320A3204IRHBRG4 handles synchronization, clock recovery, and format conversion entirely on-chip.
What is the maximum output power into 16Ω headphones for the TLV320A3204IRHBRG4?
The TLV320A3204IRHBRG4 delivers up to 64 mW per channel into 16Ω loads when powered from the LDOIN supply at 3.3 V, with THD+N < 1%. At lower supply voltages (e.g., AVDD = 1.8 V), output power drops to 15 mW. This specification is measured under defined conditions in the datasheet (Section 7.8) and reflects real-world drive capability without external amplification.
Can the TLV320A3204IRHBRG4 operate with a 1.5 V analog supply (AVDD)?
Yes, the TLV320A3204IRHBRG4 supports AVDD from 1.5 V to 1.95 V. At 1.5 V, full-scale DAC output is 0.375 VRMS, ADC SNR remains 91 dB, and PGA gain range adjusts to –12 dB to +35.5 dB depending on input impedance. All specifications in the datasheet include 1.5 V AVDD test conditions, confirming robust operation across the full recommended range.
How does the PowerTune™ feature reduce power consumption in the TLV320A3204IRHBRG4?
PowerTune™ dynamically disables unused functional blocks - such as secondary I²S interface, unused ADC channels, or digital microphone clock generators - based on real-time configuration registers. This reduces active current without requiring host software intervention for each state change. The TLV320A3204IRHBRG4 achieves 4.1 mW DAC playback by powering only essential DAC, output driver, and clock circuits, verified in Section 1 of the datasheet.
TLV320A3204IRHBRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Type:
- Stereo Audio
- Data Interface:
- Serial
- Resolution (Bits):
- -
- Number of ADCs / DACs:
- 2 / 2
- Sigma Delta:
- Yes
- S/N Ratio, ADCs / DACs (db) Typ:
- 93 / 100
- Dynamic Range, ADCs / DACs (db) Typ:
- 92 / 100
- Voltage - Supply, Analog:
- 1.5V ~ 1.95V
- Voltage - Supply, Digital:
- 1.26V ~ 1.95V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-VQFN (5x5)
TLV320A3204IRHBRG4 FAQ
1.How can I place an order for TLV320A3204IRHBRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TLV320A3204IRHBRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLV320A3204IRHBRG4 reliable?
The price and inventory of TLV320A3204IRHBRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLV320A3204IRHBRG4 is usually 5 days.
3.What payment methods are accepted for TLV320A3204IRHBRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLV320A3204IRHBRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLV320A3204IRHBRG4?
TLV320A3204IRHBRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLV320A3204IRHBRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLV320A3204IRHBRG4?
For technical support, including TLV320A3204IRHBRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLV320A3204IRHBRG4 requirements.
6.How does Aetrix verify that TLV320A3204IRHBRG4 is sourced from the original manufacturer or authorized distributors?
All TLV320A3204IRHBRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLV320A3204IRHBRG4 meets industry standards.
7.What is the process for return or replacement of TLV320A3204IRHBRG4?
All TLV320A3204IRHBRG4 units undergo pre-shipment inspection (PSI). If there is an issue with TLV320A3204IRHBRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLV320A3204IRHBRG4 part is unused and in its original packaging.
Return procedure for TLV320A3204IRHBRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLV320A3204IRHBRG4 Tags

-
NAU88C22YG
Nuvoton Technology Corporation

-
TLV320AIC3100IRHBR
Texas Instruments

-
DA7212-01UM2
Renesas

-
NAU8810YG
Nuvoton Technology Corporation

-
DA7218-00U32
Renesas

-
CMX655DQ6-TR1K
CML Micro

-
SGTL5000XNLA3
NXP Semiconductors

-
TLV320AIC3104IRHBR
Texas Instruments

-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated

-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated

-
TLV320AIC3106IRGZR
Texas Instruments

-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
