Texas Instruments TLV320AIC29IRGZR
- Part No.:
- TLV320AIC29IRGZR
- Manufacturer:
- Texas Instruments
- Category:
- CODECS
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
TLV320AIC29IRGZR.pdf
- Description:
- IC STEREO AUDIO CODEC 48-VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,467
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLV320AIC29IRGZR from Texas Instruments is a low-power, high-performance stereo audio DAC and mono audio ADC codec for portable voice/audio systems. It delivers 95-dB SNR stereo playback at 48 ksps, integrates 400-mW BTL speaker driver (8 Ω), 32-Ω differential earpiece driver, and MIC preamp with hardware AGC up to 59.5 dB - deployed in cellular smartphones and digital camcorders.
For engineers reviewing the TLV320AIC29IRGZR datasheet, TLV320AIC29IRGZR pinout, TLV320AIC29IRGZR application, or TLV320AIC29IRGZR equivalent, key selection criteria include integrated PLL clock generation, capless headphone output support, battery voltage monitoring up to 6 V, on-chip temperature sensing (0.3°C resolution), and dual microphone bias control for headset/handset configurations.
Technical Context
The TLV320AIC29IRGZR implements a sigma-delta audio codec architecture with independent programmable interpolation filters for DAC and decimation filters for ADC, supporting 16/20/24/32-bit data formats across I2S, DSP, left/right-justified modes. Its integrated PLL enables flexible MCLK-to-audio-clock synthesis for asynchronous sample rate conversion.
It embeds a 12-bit SAR ADC with programmable resolution (8/10/12-bit), selectable internal reference (1.25 V or 2.5 V), and dedicated inputs for battery voltage (0.5–6 V), auxiliary analog signals (AUX1/AUX2), and die temperature - all controllable via SPI register interface alongside audio path configuration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Audio Performance | 95-dB SNR stereo DAC playback (A-weighted, 48 ksps, 16 Ω load); 90-dB SNR mono ADC recording |
| Sampling Rate | Up to 48 ksps for simultaneous stereo DAC + mono ADC; supports 8–48 kHz standard rates |
| Output Drivers | 400-mW BTL loudspeaker driver (8 Ω), 44-mW stereo headphone driver (16 Ω), 82-mW 32-Ω differential earpiece driver |
| Power Consumption | 19-mW stereo playback (48 ksps, 3.3-V analog supply); 50-µA hardware power-down mode with headset detection active |
| Measurement ADC | 12-bit SAR ADC with ±6 LSB INL, 30 µVrms noise, 0.3°C temperature resolution, and 15 mV battery monitor accuracy |
| Digital Interface | SPI control + I2S/DSP/LJF/RJF audio serial interface; master/slave configurable; 256× or continuous BCLK modes |
| Supply Ranges | AVDD1/2/DRVDD: 3.0–3.6 V; BVDD: 3.0–4.2 V; DVDD: 1.65–1.95 V; IOVDD: 1.1–3.6 V |
Pinout & Package
TLV320AIC29IRGZR is housed in a 48-pin QFN package (7 mm × 7 mm, 0.5-mm pitch) with exposed thermal pad. Pin functions are fully defined per TI SLAS494B datasheet, including dual microphone bias outputs, differential cell-phone interface (CP_INP/CP_OUTP), and dedicated battery monitor (VBAT) and auxiliary (AUX1/AUX2) inputs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (IOVDD) | IO supply rail | Supplies SPI interface and digital I/O logic; supports 1.1–3.6 V operation |
| 2 (PWR_DN) | Hardware power-down control | Active-low signal enabling ultra-low-power standby (50 µA) with headset detection retained |
| 14 (VREF) | Internal reference voltage output | Programmable 1.25 V or 2.5 V reference for SAR ADC; 20 ppm/°C drift |
| 15 (VBAT) | Battery monitor input | Accepts 0.5–6 V direct battery measurement with 15 mV system-calibrated accuracy |
| 25 (MIC_DETECT_IN) | Headset insertion detection input | Monitors mechanical jack detect state; enables automatic headset-type and button-press recognition |
| 26 (OUT32N) | Differential earpiece output (inverted) | Paired with SPK1 to drive 32-Ω receiver; supports capless configuration with VGND |
| 29 (DRVDD) | Headphone driver power supply | Separate 3.0–3.6 V rail for headphone amplifier; decoupled from core analog supplies |
| 34 (BVDD) | Battery-connected power supply | Direct connection to battery (3–4.2 V); powers loudspeaker driver and bias circuits |
| 42 (MCLK) | Master clock input | Primary clock source for PLL; supports 1–50 MHz; enables asynchronous audio clock generation |
| 43 (SDOUT) | Audio data output | Serial audio output in I2S/DSP/LJF/RJF format; MSB-first, 16/20/24/32-bit word length |
Key Features
| Feature | Design Value |
|---|---|
| Capless headphone output | Eliminates external DC-blocking capacitors using internal virtual ground (VGND/CP_OUTN) for 16-Ω loads |
| Integrated PLL clock generator | Derives precise audio clocks (e.g., 44.1/48 kHz) from non-standard MCLK sources (e.g., 12/13/19.2 MHz) |
| Dual microphone bias control | Independent programmable bias (2.0/2.5/3.3 V) for headset (MICBIAS_HED) and handset (MICBIAS_HND) inputs |
| Smart jack detection | Auto-detects 3-pole vs. 4-pole headset, button press (volume/mute), and insertion/removal without host CPU polling |
| Programmable audio effects | Digital bass/treble/EQ/de-emphasis processing applied in real time to DAC output stream |
| Direct battery measurement | On-chip 12-bit SAR ADC measures battery voltage up to 6 V with <15 mV error after system calibration |
Applications
| Cellular Smartphones | Digital Camcorders |
|---|---|
|
Use Scenario: Full-duplex voice call with simultaneous speakerphone, headset, and earpiece routing. IC Role / Device Role / Timing Role: Audio codec providing stereo DAC playback, mono ADC recording, differential CP interface, and hardware AGC for microphone gain stabilization. Use Value: Enables single-chip audio subsystem with 400-mW loudspeaker drive, 32-Ω earpiece support, and battery-aware power management. |
Use Scenario: High-fidelity stereo audio capture and playback during video recording and playback. IC Role / Device Role / Timing Role: Stereo DAC + mono ADC with 95-dB SNR, 48 ksps sampling, and capless headphone output for portable monitoring. Use Value: Delivers studio-grade audio fidelity in space-constrained form factor without external coupling capacitors. |
| MP3 Players | Personal Digital Assistants |
|
Use Scenario: Battery-powered portable music player with volume control, EQ, and headphone output. IC Role / Device Role / Timing Role: Low-power stereo DAC codec with programmable bass/treble/EQ, 19-mW playback at 48 ksps, and integrated headphone amplifier. Use Value: Extends battery life while maintaining audiophile-grade dynamic range and THD performance. |
Use Scenario: Voice memo, speech-to-text, and hands-free communication in compact PDA devices. IC Role / Device Role / Timing Role: Mono ADC with hardware AGC, temperature/battery monitoring, and SPI-configurable SAR ADC for auxiliary sensor inputs. Use Value: Consolidates voice capture, system health monitoring, and user interface (button/jack detect) into one IC. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar audio codec applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLV320AIC3106IRGZR | Lower power (12-mW playback), no integrated PLL, fixed 16-bit resolution, no battery monitor input | Targeted at cost-sensitive portable audio where external clocking is available and battery telemetry is unnecessary | Select when system-level clock tree already provides clean audio clocks and power budget is tighter than feature set requirements |
| PCM3060PWR | 24-bit stereo DAC + ADC, no integrated drivers, no microphone AGC, no battery/temperature monitoring | Designed for line-level audio interfaces requiring high-resolution conversion without embedded analog front-end | Choose when external amplifiers and bias circuits are preferred, and system uses dedicated precision clock sources |
Compared with TLV320AIC29IRGZR, TLV320AIC3106IRGZR reduces power but sacrifices integrated clock generation and system monitoring; PCM3060PWR offers higher resolution conversion but requires full external analog signal chain design and adds board area.
Availability
TLV320AIC29IRGZR is available at Aetrix Electronics and suitable for cellular smartphones, digital camcorders, and MP3 players requiring stable component supply, long-term lifecycle support, and qualified automotive- and industrial-grade sourcing.
Supply support for TLV320AIC29IRGZR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies for industrial, automotive, and consumer applications.
The TLV320AIC29IRGZR belongs to TI's portable audio codec product line, engineered for integration-critical handheld devices requiring mixed-signal audio, power efficiency, and system-level monitoring in minimal PCB area.
FAQ
What is the maximum sampling rate supported by the TLV320AIC29IRGZR?
The TLV320AIC29IRGZR supports simultaneous stereo DAC and mono ADC operation at up to 48 ksps. It also handles standard audio rates including 8, 11.025, 12, 16, 22.05, 24, 32, 44.1, and 48 kHz. The device's integrated PLL allows flexible derivation of these rates from common MCLK sources such as 12 or 19.2 MHz crystals, making TLV320AIC29IRGZR suitable for multi-standard portable audio systems.
Does the TLV320AIC29IRGZR support capless headphone output?
Yes, the TLV320AIC29IRGZR supports capless headphone output using its internal virtual ground (VGND/CP_OUTN) terminal. This eliminates the need for external DC-blocking capacitors on the SPK1/SPK2 outputs when driving 16-Ω headphones, reducing BOM cost and PCB area. The capless mode is enabled via register configuration and maintains full 95-dB SNR performance in TLV320AIC29IRGZR.
How does the TLV320AIC29IRGZR handle microphone bias for headset and handset configurations?
The TLV320AIC29IRGZR provides two independent, programmable microphone bias generators: MICBIAS_HED (headset) and MICBIAS_HND (handset). Each supports selectable voltages - 2.0 V, 2.5 V, or 3.3 V - configured via control registers. This allows optimal biasing for different electret microphone types and ensures stable AGC operation across both headset and handset use cases in TLV320AIC29IRGZR-based designs.
Can the TLV320AIC29IRGZR measure battery voltage directly?
Yes, the TLV320AIC29IRGZR includes a dedicated VBAT input (Pin 15) that accepts 0.5–6 V battery voltage for direct measurement. It uses the on-chip 12-bit SAR ADC with internal reference to deliver calibrated readings; system-level accuracy is ±15 mV after room-temperature calibration. This capability enables runtime battery telemetry without external components in TLV320AIC29IRGZR implementations.
What digital audio interface formats does the TLV320AIC29IRGZR support?
The TLV320AIC29IRGZR supports four standard digital audio formats on its SDIN/SDOUT bus: I2S, DSP (PCM), left-justified, and right-justified. All operate MSB-first with programmable word lengths of 16, 20, 24, or 32 bits. The device can act as master or slave, and BCLK may be configured in 256× or continuous mode - offering full interoperability with diverse host processors in TLV320AIC29IRGZR-based audio subsystems.
TLV320AIC29IRGZR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Stereo Audio
- Data Interface:
- Serial
- Resolution (Bits):
- 24 b
- Number of ADCs / DACs:
- 1 / 2
- Sigma Delta:
- Yes
- S/N Ratio, ADCs / DACs (db) Typ:
- 90 / 95
- Dynamic Range, ADCs / DACs (db) Typ:
- -
- Voltage - Supply, Analog:
- 3V ~ 3.6V
- Voltage - Supply, Digital:
- 1.65V ~ 1.95V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-VQFN (7x7)
TLV320AIC29IRGZR FAQ
1.How can I place an order for TLV320AIC29IRGZR through Aetrix?
Please submit a Request for Quotation (RFQ) for TLV320AIC29IRGZR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLV320AIC29IRGZR reliable?
The price and inventory of TLV320AIC29IRGZR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLV320AIC29IRGZR is usually 5 days.
3.What payment methods are accepted for TLV320AIC29IRGZR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLV320AIC29IRGZR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLV320AIC29IRGZR?
TLV320AIC29IRGZR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLV320AIC29IRGZR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLV320AIC29IRGZR?
For technical support, including TLV320AIC29IRGZR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLV320AIC29IRGZR requirements.
6.How does Aetrix verify that TLV320AIC29IRGZR is sourced from the original manufacturer or authorized distributors?
All TLV320AIC29IRGZR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLV320AIC29IRGZR meets industry standards.
7.What is the process for return or replacement of TLV320AIC29IRGZR?
All TLV320AIC29IRGZR units undergo pre-shipment inspection (PSI). If there is an issue with TLV320AIC29IRGZR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLV320AIC29IRGZR part is unused and in its original packaging.
Return procedure for TLV320AIC29IRGZR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLV320AIC29IRGZR Tags

-
NAU88C22YG
Nuvoton Technology Corporation

-
TLV320AIC3100IRHBR
Texas Instruments

-
DA7212-01UM2
Renesas

-
NAU8810YG
Nuvoton Technology Corporation

-
DA7218-00U32
Renesas

-
CMX655DQ6-TR1K
CML Micro

-
SGTL5000XNLA3
NXP Semiconductors

-
TLV320AIC3104IRHBR
Texas Instruments

-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated

-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated

-
TLV320AIC3106IRGZR
Texas Instruments

-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
